401 Camp Craft Road • Austin, Texas 78746-6558 Phone: 512/306-1100 • Fax: 512/306-1122

## **Final Report**

# 32-Bit Emulator Chip for High Throughput Processing

CONTRACT NUMBER: N00019-96-C-0036

### CDRL A002

Prepared for:

NAWCADWAR Commander, NAWCAD Warminster

Attn: Code 4.5.5.1.2 Warminster, PA 18974-0591

Prepared by:

Systems & Processes Engineering Corporation (SPEC)
401 Camp Craft Road
Austin, Texas 78746-6558

# DISTRIBUTION STATEMENT A

Approved for Public Release Distribution Unlimited

June 10, 1996

SBIR DATA RIGHTS

Contract No.: Contractor Name: Address: N00019-96-C-0036 Systems & Processes Engineering Corporation (SPEC) 401 Camp Craft Rd. Austin, TX 78746

Expiration of SBIR Data Rights Period:

June 2001

The Government's rights to use, modify, reproduce, release, perform, display, or disclose technical data or computer software marked with this legend are restricted during the period shown as provided in paragraph (b) (4) of the Rights in Noncommercial Technical Data and Computer Software –Small Business Innovative Research (SBIR) Program clause contained in the above identified contract. No restrictions apply after the expiration date above. Any reproduction of technical data, computer software, or portions thereof marked with this legend must also reproduce the markings. (DFAR 252.227-7018)

DTIC QUALITY INSPECTED 4

19990317 035

## **Table of Contents**

1.0	Introduction	. 2			
	1.1 Problems associated with traditional software or ROM based approach	3			
	1.1.1 Addressing mode.	4			
	1.1.2 Floating point data format:	6			
	1.1.3 Conditional Code	7			
	1.1.4 Lookup Table.	7			
	1.2 Pseudo Emulator Design.	8			
	1.3 Phase I accomplishments	10			
	1.3.1 Phase I Technical Objectives	.10			
	1.3.2 Phase I Task Results	.11			
2.0	ASIC Design				
	2.1 The random logic block	.12			
	2.1.1 Instruction fetch	.12			
	2.1.2, Instruction decoder.	13			
	2.1.3 Instruction address decoder.	.13			
	2.1.4 Floating Point Format conversion.	.14			
	2.1.5 Controller.	.15			
	2.2 The 16-bit datapath block	.16			
	2.3 The 32-bit datapath block				
	2.4 The ROM memory block	18			
3.0	Pseudo Emulator Chip.	. 20			
4.0	VHDL Simulation.				
5.0	Phase II Program Plan				
Ap	pendix A - VHDL Code				
Ap	pendix B - PowerPC instruction sequence				

## 32-Bit Emulator Chip for High Throughput Processing

#### 1.0 Introduction

System & Processes Engineering Corporation (SPEC) has developed a high throughput emulator chip which provides direct execution of existing AN/AYK-14 standard code on the commercially available PowerPC microprocessor. The SPEC emulator chip allows legacy and PowerPC code to be executed simultaneously, supporting an easy migration path to a full PowerPC code implementation. The SPEC emulator chip has better performance than a traditional software emulation or ROM based design. The SPEC emulator chip has lower fabrication and maintenance cost than using a multiple parallel processor approach. In summary, the SPEC emulator chip has the following features:

- Full AN/AYK-14 emulation
- Simultaneously integrates legacy and new native PowerPC code
- · Requires no software modifications
- Direct replacement of the AN/AYK-14 processor card
- Ease in performance validation
- Low cost and maintenance

SPEC can develop drop in replacement circuit cards to meet specific user applications based on its ASIC design implementation. Emulator ASICs can either be implemented in CMOS or GaAs providing up to 500 MHz operation.

As shown below, AN/AYK-14 instructions are fetched from main memory and decoded to form PowerPC instruction sequences. Upon receiving the instruction, the instruction decoder generates the operand address and the commands to direct instruction execution. For a simple instruction such as AND, OR, etc., the instructions are completed in the logic unit. For a complex instruction such as multiply, floating point arithmetic, etc., the instruction decoder sends the command signal to the ROM containing PowerPC instruction sequences, controller, and cycle counter.

The ROM sends out the proper preprogrammed PowerPC instruction opcodes and the controller aligns the data, addresses, register number, and register content to the PowerPC interface register. The cycle counter directs the controller and ROM to send data and opcodes to the PowerPC interface register, indicates the end of the instruction sequence, and signals the instruction fetch to request a new instruction.

SPEC has analyzed the AN/AYK-14 instruction set and determined that most instructions can be readily implemented as sequences of PowerPC instructions. The SPEC emulator chip can directly decode AN/AYK-14 cascade addressing mode in 5 clock cycles, and convert AN/AYK-14 floating point format to the Power PC double precision floating point format in a single clock cycle. Since they can be easily implemented in hardware, specialized instructions requiring external signal inputs are directly executed by the emulator chip.

Since the emulator chip is designed to provide a bridge from AN/AYK-14 technology to mainstream COTS RISC technology, a bypass mode is provided for operation in native mode, allowing use of software compiled directly to the PowerPC instruction set.

During the phase I program, SPEC has studied two different emulator designs. The first one is software design or ROM based design. The second design, which is modified from the ROM based design to target the AN/AYK-14, is called pseudo emulator design.

SPEC has identified the infeasibility of using software or ROM based design to direct the PowerPC in emulating the AN/AYK-14 computer. This infeasibility is due to the uniqueness of the AN/AYK-14 addressing mode and floating point format. The ROM based design requires the PowerPC to spend 52 clock cycles to complete the AN/AYK-14 cascade addressing decode, and 19 clock cycles to convert the AN/AYK-14 floating point format to PowerPC format. The SPEC pseudo emulator chip can directly decode the AN/AYK-14 cascade addressing mode in 5 clock cycles, and convert the AN/AYK-14 floating point format to the PowerPC double precision floating point format in single clock cycle.

SPEC proposes a Phase II follow-on program that accomplishes the following:

- 1) Finalize AN/AYK-14 emulator and PowerPC design requirements
- 2) Perform emulator chip design optimization
- 3) Fabricate and test the emulator chip
- 4) Design, fabricate, and test an AN/AYK-14 emulator PowerPC circuit card assembly
- 5) Perform validation testing

#### 1.1 Problems associated with traditional software or ROM based approach

This section discusses the limitations of a traditional ROM based approach, which are overcome in SPEC's Pseudo Emulator Design described in Section 2.0.

The block diagram of the ROM based design is shown in Figure 1. The main components of the ROM based design are: the AN/AYK-14 instruction fetch and instruction decoder, ROM containing PowerPC instruction sequences, controller, and address lookup table. When receiving a new instruction, the instruction decoder sends the signal to the ROM and controller. The controller directs the ROM sending out the instruction sequence which decodes the addressing mode, and then executes the instructions. The address lookup table stores the AN/AYK-14 instruction address and the equivalent PowerPC address. These addresses are required when emulating a jump or branch instruction.




Figure 1 - The block diagram of the ROM based design.

#### 1.1.1 Addressing mode.

PowerPC is a reduced instruction set computing (RISC) microprocessor. The PowerPC has a small instruction set and has a more simple addressing mode than the AN/AYK-14. There are three addressing modes in the PowerPC. Register indirect with immediate index mode (Y = (Ra) + d), register indirect with index mode (Y = (Ra) + d), and register indirect mode (Y = (Ra)). Whereas the AN/AYK-14 has direct, indirect, cascaded indirect, and cascaded indexed addressing modes. The direct and indirect addressing modes are easy to emulate. However, it requires a sequence of 52 PowerPC instructions to emulate the cascaded indirect and indexed addressing modes. The AN/AYK-14 cascaded indirect and indexed addressing modes are summarized below.

```
m = 0 operand at Y = y

m = 1-7,9,B,D,F operand at Y = y + (Rm)

m = 8, if SR2[9,8]= 0x operand at Y= (Rm)

if SR2[9,8]= 10, Let IW1 = (y), IW2 = (y+1)

if IW1[14,13,12] = 000 Then operand Y = IW2

if IW1[14,13,12] = 001 Then operand Y = IW2 + (Rx)

if IW1[14,13,12] = 010 Then operand Y = IW2 + (Rm)

if IW1[14,13,12] = 011 Then operand Y = IW2 + (Rm + 1)

if IW1[14,13,12] = 100 Then operand Y = (IW2)

if IW1[14,13,12] = 101 Then operand Y = (IW2 + (Rx))

if IW1[14,13,12] = 110 Then operand Y = (IW2 + (Rx))
```

```
if IW1[14,13,12] = 111 Then operand Y = (IW2 + (Rm + 1))
if SR2[9,8] = 11, Let IW1 = (y + (Rm)), IW2 = (y+1 + (Rm))
if IW1[14,13,12] = 000 Then operand Y = IW2
if IW1[14,13,12] = 001 Then operand Y = IW2 + (Rx)
if IW1[14,13,12] = 010 Then operand Y = IW2 + (Rm)
if IW1[14,13,12] = 011 Then operand Y = IW2 + (Rm + 1)
if IW1[14,13,12] = 100 Then operand Y = (IW2)
if IW1[14,13,12] = 101 Then operand Y = (IW2 + (Rx))
if IW1[14,13,12] = 110 Then operand Y = (IW2 + (Rm))
if IW1[14,13,12] = 111 Then operand Y = (IW2 + (Rm))
```

The above decoded processes are carried out when m=A,C, or E, except the bit positions in the status register 2 (SR2) will change from [11,10], [13,12], or [15,14] respectively.

The 52 PowerPC instructions in the sequence below are used to emulate the cascade indirect, and indexed addressing modes.

```
LHA R24,d(r0)
2 LHA R29,d+1(r0); Y=d+1
3 RLWINM R31, R24,SH=0,MB=28,ME=31
4 BC (true goto 53)
5 COMPI crfD,0,R31, simm=8
6 BC (true goto 20)
  COMPI crfD,0,R31, simm=A
8 BC (true goto 18)
9 COMPI crfD,0,R31, simm=C
10 BC (true goto 16)
11 COMPI crfD,0,R31, simm=E
12 BC (true goto 14)
13 B goto 50
14 RLWINM R30, Rs2,SH=0,MB=22,ME=24
15 B goto 21
16 RLWINM R30, Rs2,SH=0,MB=20,ME=22
17 B goto 21
18 RLWINM R30, Rs2,SH=0,MB=18,ME=20
19 B goto 21
20 RLWINM R30, Rs2,SH=0,MB=162,ME=18
21 COMPI crfD,0,R30, simm=0 n[16]
22 BC end
23 COMPI crfD,0,R30, simm=10 n[16,17]
24 BC (true goto 27)
25 COMPI crfD,0,R30, simm=11 n[16,17]
26 ADDO R29, R29, Rm
27 LHA R28,d(r29); d=0
28 LHA R26,d(r29); d=1
29 RLWINM R27, R28,SH=0,MB=18,ME=19
```

30 COMPI crfD,0,R27, simm=0000

31 BC (true goto 42) 32 COMPI crfD,0,R27, simm=1000 33 BC (true goto 41) 34 COMPI crfD,0,R27, simm=2000 35 BC (true goto 39) 36 COMPI crfD,0,R27, simm=3000 37 ADDO R26, R26, Rm+1 38 B goto 42 39 ADDO R26, R26, Rm 40 B goto 42 41 ADDO R26, R26, Rx 42 RLWINM R27, R28,SH=0,MB=17,ME=17 43 COMPI crfD,0,R27, simm=4000 44 BC (false goto 48) 45 LHA R25, d(r26); d=0 46 LHA R24, d(r25); d=0 47 B goto END 48 LHA R24, d(r26); d=0 49 B goto END 50 ADDIC R26, Rm, Y 51 LHA R24,d(r26); d=0 52 B goto END 53 LHA R24,d(r0); d=Y **54 END** 

### 1.1.2 Floating point data format:

The AN/AYK-14 has a different floating point data format than the PowerPC. The AN/AYK-14 uses 32-bits (2 words) to represent floating point data, which can be broken down to 1 sign bit, 7 exponent bits, and 24 mantissa bits. The exponent is a hexadecimal (base16) number, and is biased by 64. The exponent number above 64 is a positive exponent and below 64 is a negative exponent. The normalization in the AN/AYK-14 is defined as the most significant hexadecimal digit that is non-zero. Whereas the PowerPC is a binary (base 2) number. The normalization in the PowerPC defines the most significant digit as one. The PowerPC single precision floating point has 23 mantissa bits which does not meet the resolution requirement of the AN/AYK-14. The PowerPC double precision floating point format which has a 52 bits mantissa is required to emulate the AN/AYK-14 floating point format. The exponent of the PowerPC double precision floating point has 11-bits and is biased by 1023.

A conversion process is required to translate AN/AYK-14 floating point data into the PowerPC double precision data format. The conversion algorithm is summarized bellow.

- 1. Subtract 64 from the exponent.
- 2. Multiply the exponent result by 4.
- 3. Add 1023 to the product.
- 4. Nomalize the mantissa.

5. Realign the exponent and mantissa into 64-bit format.

The conversion process requires 19 PowerPC instruction cycles to load the AN/AYK-14 floating point data into PowerPC double precision format. Similarly, it also requires 19 PowerPC instruction cycles to convert the PowerPC double precision data to AN/AYK-14 floating point data. The 19 PowerPC instructions in the sequence that converse the data format is listed below:

- 1 LHA Rm,d(r0)
- 2 RLWINM R31, Rm,SH=0,MB=1,ME=6
- 3 RLWINM R31, R31, SH=7, MB=25, ME=31
- 4 SUBFIC R31, R31, SIMM=64
- 5 NEG R31, R31
- 6 RLWINM R31, R31,SH=3,MB=22,ME=28
- 7 ADDI R31, R31, SIMM=1028
- 8 RLWINM R30, Rm,SH=0,MB=0,ME=0
- 9 RLWINM R29, Rm,SH=12,MB=0,ME=31
- 10 CNTLZW R28, R29
- 11 SUBF R31, R28, R31
- 12 RLWNM R29, R29, R28, MB=0, ME=31
- 13 RLWINM R27, R29,SH=20,MB=0,ME=11
- 14 RLWINM R29, R29,SH=20,MB=12,ME=31
- 15 OR R31, R30, R31
- 16 OR R31, R31, R29
- 17 STW R31, d(r0)
- 18 STW R27, d+1(r0)
- 19 LFD frD, d(r0)

#### 1.1.3 Conditional Code

The load instructions in AN/AYK-14 require resetting the carry and overflow bits in the conditional register, whereas the load instructions in the PowerPC do not update the conditional code. A 'move to condition register from XER instruction is required to clear the carry and overflow bits in the XER register. In addition, the AN/AYK-14 has 16-bit data and the PowerPC has a 32-bit ALU. To have a correct carry out and overflow results, the 16-bit operands have to be in the 16 high order bits of the ALU, which requires two left shift instructions. A right shift is required to move the ALU result to its correct position.

#### 1.1.4 Lookup Table.

Because of the expansion of the PowerPC instruction codes when emulating the AN/AYK-14 instruction codes, the conventional ROM based emulator design requires a lookup table to track the corresponding instruction address between the AN/AYK-14 and the PowerPC. This lookup table will generate the correct instruction address for the PowerPC when executing a jump, branch, or interrupt instruction. The size of this lookup table depends on the size of the application program.

A direct use of the PowerPC to emulate the AN/AYK-14 has a severe performance degradation and a large memory overhead for the lookup table. A hardware or pseudo emulator approach is required to speed up the emulation of AN/AYK-14 standard code and to reduce the memory overhead.

#### 1.2 Pseudo Emulator Design.

SPEC has designed an pseudo emulator chip which provides a faster addressing mode decode and floating point data conversion. This emulator chip does not require a lookup table. The system overview of the chip is shown in Figure 2. The emulator chip design provides a bridge between the AN/AYK-14 processor and the PowerPC microprocessor. The emulator chip can be turned off when the PowerPC executes PowerPC programs, and turned on to direct the PowerPC to execute AN/AYK-14 legacy programs. The switching circuits which connect the PowerPC with the emulator chip can be embedded inside the emulator chip or designed at board level.




Figure 2 - The system overview of the pseudo emulator chip.

The two main functions of the emulator chip are to accept AN/AYK-14 instructions and data and then execute these instructions and data on a PowerPC microprocessor. The design of the emulator chip can be divided into two main sections according to their functions. The first section is the control section which functions similarly as a AN/AYK-14 processor. The second is the translation section which sends out a sequence of PowerPC instructions. The sequence of PowerPC microprocessor to emulate the AN/AYK-14 correctly.

A simple block diagram of the emulator chip is shown in Figure 3. The control section includes the AN/AYK-14 instruction fetch and instruction decode units. The translation section includes the cycle counter, ROM containing the PowerPC instruction sequence, controller, 32 16-bit general purpose registers, logic unit, and PowerPC interface registers.

Because of the difference in the floating data format between the AN/AYK-14 and the PowerPC, the general registers which contain the AN/AYK-14 data format are required to stay in the emulator chip. The availability of the registers' content, and floating point data conversion circuit in the emulator chip reduces the floating point data conversion from 19 clock cycles to 1 clock cycle. The availability of the registers' content also speeds up the addressing mode decoding. The inclusion of the instruction decode units and general registers in the emulator chip reduces the cycle time requirement to decode the cascade addressing modes from 52 clock cycles to 5 clock cycles. The instruction decoder also speeds up the resetting of the carry and overflow bits according to AN/AYK-14 specification.

For every AN/AYK-14 executed instruction, the emulator chip automatically sends out the following PowerPC instructions:

6 LWA Ra,d(r0):

load operand into register A

5 LHA Rm,d(r0):

load operand into register M

4 ALU. Ra, Ra, Rm; execute e instruction

3 STW Ra, d(r0):

store the data in register A to emulator chip

2 MFCD R31:

move the conditional code to register 31

STW R31, d(r0)

store the data in register 31 to emulator chip and update the

conditional code

The emulator chip has a 5 cycle time overhead to execute each simple instruction such as AND, OR, XOR,..., These overhead instructions occupy a significant amount of the ROM's area, and complicate the translation control process. A logic unit which performs the AND, OR, XOR, can be easily designed and implemented in the emulator chip. The logic unit completes the instruction within a clock cycle, occupies less chip area and is a better design trade-off.

The operation of the emulator chip is summarized below: first, the instruction fetch requests the main memory to send an instruction. Upon receiving the instruction, the instruction decoder generates the operand address, and commands to direct the instruction execution. For a simple instruction, such as AND, the instructions are completed in the logic unit. For a complex instruction such as multiply or floating point arithmetic, the instruction decoder sends the command signal to the ROM containing the PowerPC instruction sequences, controller, and cycle counter. The ROM sends out the proper preprogrammed PowerPC instruction opcodes and the controller sends the correct data, addresses, register number, and register content to the PowerPC interface register. While ROM is sending data and opcodes to the PowerPC interface register, the cycle counter is starting to count down until it reaches a zero which indicates the end of the instruction sequence and signals the instruction fetch to request a new instruction.




Figure 3 - The pseudo emulator chip block diagram.

#### 1.3 Phase I accomplishments

#### 1.3.1 Phase I Technical Objectives

SPEC proposed the following Phase I technical objectives.

- Develop the emulator chip logic which will allow for the AN/AYK-14 or MIL-STD-1750 Opcode
  to be executed on a commercially available 32-bit microprocessors such as Pentium, PowerPC,
  MIPS, or SPARC.
- Develop the circuit design for the emulator chip including ROM and random logic using HSPICE simulator.
- Develop a detailed layout for the ROM and random logic using SPEC's CMOS and GaAs CAD tools and cell libraries.
- Perform simulations of the emulator chip using Compass Design Automation's CAD tools and VHDL simulation.

SPEC has met all of the Phase I Program objectives. SPEC has analyzed and developed a complete design and SPEC has developed a VHDL based design. SPEC has improved the performance of the emulator chip by adding the address decoder, floating point conversion, and logic unit in the emulator chip.

SPEC has improved the chip density by laying out the folded ROM cell.

#### 1.3.2 Phase I Task Results

# Task 1: Develop Requirements and Specifications for the 32-Bit High Throughput Processor/Emulator Chip

SPEC will work jointly with the NAVY to review the range of commercially available 32-bit microprocessor architectures. SPEC and the NAVY will evaluate and select a candidate architecture for emulating the AN/AYK-14 or MIL-STD-1750 opcode. Each architecture will be evaluated for performance, chip size, power dissipation and the number of I/O pads.

Result: SPEC has developed a comprehensive design specification for the emulator chip which will direct the PowerPC to execute the AN/AYK-14 application software. The use of the PowerPC microprocessor to emulate the AN/AYK-14 is preferred by the NAVY. The emulator chip is designed based on AN/AYK-14(V) Programmer's Reference Manual (13211927D April 1995). This manual does not reveal the I/O connection. Therefore an estimate of the I/O requirements is used in the Phase I Program design of the emulator chip.

#### Task 2: Logic Design and Simulations

This task will include the design and simulation of the 32-bit high throughput emulator. The logic will be designed using SPEC's CMOS standard cell libraries for functional simulation, design verification and physical implementation.

Result: SPEC has developed a detailed VHDL ASIC design (see Appendix A). The VHDL ASIC design has been synthesized using a standard cell library to gate level. SPEC has also used a datapath compiler to design and implement the general register, logic unit, ROM, and PowerPC interface registers. SPEC has simulated the VHDL design to verify functional correctness.

#### Task 3: Circuit Design and Simulations

This task will include the design and simulation of the 32-bit high throughput processor/emulator using HSPICE. The circuits will include ROM and decoder. This task will also include optimization and trade-off studies for performance versus area, and performance versus power dissipation.

Result: SPEC has developed a detailed ROM design (see Section 2.4). The folded two transistor ROM memory cell which occupies minimum area is utilized in the design of the emulator chip. This ROM can be generated through the ROM compiler. The decoder can be generated through the logic synthesizer using the standard cell library. The ROM and standard cell library have been characterized by running HSPICE simulation.

#### Task 4: Physical Design and Verification

SPEC will layout the circuits that were designed in Task 3. SPEC will also place and route the logic designed in Task 2.

Result: SPEC has designed a custom layout of the memory cell to reduce the parasitic capacitance and size of the ROM. SPEC has manually placed the major components of the emulator chip to improve the connectivity between the emulator chip's components. The final routing is generated by running the Compass Design Automation routing tool.

#### Task 5: Phase II Development Plan and Final Report

SPEC will plan and direct tasks and schedules for program activities. The Principal Investigator will organize and conduct internal meetings, provide deliverables, and present briefings to management and Government Sponsors. A final comprehensive technical report will be prepared at the conclusion of the program. A detailed Program Plan, based upon the results of the Phase I research, will be developed for the Phase II Prototype Chip Program.

Result: The Phase II Program objective remains unchanged, and will include fabrication of a CMOS ASIC. SPEC has prepared a comprehensive final report describing the problems associated with the software or ROM based design, and the advantage and the design of the pseudo emulator chip.

#### 2.0 ASIC Design

In order to ease the chip implementation, the emulator chip is partitioned into four physical design blocks: the random logic block, the 16-bit datapath block, the 32-bit datapath block, and the ROM memory block as described below.

#### 2.1 The random logic block

The random logic block includes the instruction fetch, the instruction decoder, the address decoder, the floating point format converter, and the controller.

#### 2.1.1 Instruction fetch

The instruction fetch, which requests the main memory to send out a new instruction, is composed of a program counter, an adder, and two 2-input muxes. The logic diagram of the program counter is shown in Figure 4. The content of the program counter depends on the instruction executed. When the emulator executes a single instruction, the program counter equals the program counter plus one. When the emulator executes a double instruction, the program counter equals the program counter plus two. When the emulator executes a jump or a branch, the program counter equals the new program counter.




Figure 4 - The logic diagram of the program counter.

#### 2.1.2 Instruction decoder.

The instruction decoder accepts N-bits of the instruction opcode and generate  $2^N$  control responses. The implementation of this decoder is straight forward. The instruction decoder also controls the state machine of the emulator chip. The instruction decoder sends out the number of clock cycles required to complete the emulation.

#### 2.1.3 Instruction address decoder.

Because of the uniqueness of the AN/AYK-14 addressing mode, an address decoder is required to speed up the emulator process. The logic diagram of the address decoder is shown in Figure 5

The longest addressing mode requires 5 clock cycles. The first cycle is used to decode the instructions and register numbers. The second cycle is used to generate the address for IW1. The third and fourth cycles are used to receive the IW1 and IW2 operands and generate the indirect address IW2+d. The final address Y which equals the content of the address IW2+d is ready at the end of the fifth cycle.




Figure 5 - The logic diagram of the address decoder

### 2.1.4 Floating Point Format conversion.

A conversion circuit is required to convert the AN/AYK-14 floating point format to PowerPC double precision format and vice versa. The block diagram of the logic implementation is shown in Figure 6.




Figure 6 - The logic diagram of the floating point format conversion circuit.

#### 2.1.5 Controller.

The function of the controller is to direct the ROM to send out the instructions while the general register sends out data to the PowerPC interface register. Upon receiving an instruction execute, such as multiply, the instruction address generator sends out the corresponding instruction address for the ROM, and the number of cycles required to complete the emulation. According to the instruction address, the ROM sends out the instruction to the PowerPC interface registers. The instruction address is increased by one, and the number of the cycles required to complete the emulation reduces by one. This process continues until the required cycles equals zero. When the required cycles equals zero, the instruction address receives a new address from the instruction address and the same process starts over again. The block diagram of the controller is shown in Figure 7.




Figure 7 - The logic diagram for the controller

This logic block is designed using VHDL to describe the logic function. A logic synthesizer is required to convert the VHDL to a standard cell level netlist. This netlist is placed and routed to form the physical layout.

#### 2.2 The 16-bit datapath block

The 16-bit datapath block includes 32 16-bit general registers, a logic unit, and a zero detector. The general registers are composed of two read, and one write memory cells. The implementation of the logic block which executes two input AND, OR and EXCUSIVE OR logic functions, and the zero detector occupy a minimum amount of the silicon area. However, it requires only one clock cycle to complete the execution. Whereas, the emulation of this simple function requires 5 clock cycles. The implementation of the logic unit in the emulator chip is a good trade-off between area and performance. The zero detector is required to update the conditional code.

The general registers and the logic unit can be implemented through the datapath compiler. The logic schematic of the 16-bit datapath block is shown in Figure 8.




Figure 8 - The logic schematic of the 16-bit datapath block

#### 2.3 The 32-bit datapath block

The PowerPC interface register is an array of 32 32-bit registers. The PowerPC interface registers have two read ports and two write ports, which allow a simultaneously read from 2 registers or write into 2 registers. Depending on the select signals, the registers store the data from the general register, the main memory, the floating point conversion data, or the PowerPC. The interface register can either store the 16-bit data from main memory or register file at the high 16-bit positions or at the low 16-bit position. The two read ports are connected to the output drivers.





Figure 9 - The logic schematic of the 32-bit datapath block.

#### 2.4 The ROM memory block

The emulator chip requires a ROM to store the preprogrammed PowerPC instructions. The transistor schematic and the layout of the ROM cell is shown in Figures 10 and 11. To store a one, a via is dropped between the VDD bus and diffusion. Similarly to store a zero, a via is dropped between VSS bus and diffusion. The process of storing ROM data can be done automatically by the ROM complier program.






Figure 11 - The layout of a ROM cell

SPEC has laid out a new ROM cell by folding two single transistor ROM cells into a double transistor cell. The new ROM cell has better performance and higher density because it occupies less area and has less parasitic capacitance. The transistor schematic and layout of the folded ROM cell is shown in Figures 12 and 13.




Figure 12 - The schematic of a folded ROM cell.




Figure 13 - The layout of a folded ROM cell

An array of 18X17 ROM cells is complied and demonstrated in Figure 14. A larger ROM is used in the emulator chip to store the preprogrammed PowerPC instruction sequences.




Figure 14 - An array of 18X17 ROM

#### 3.0 Pseudo Emulator Chip.

The top level (or chip level) schematic of the pseudo emulator chip is required for the chip compiler to place and route the random logic block, the ROM, the 16-bit datapath block, and the 32-bit datapath block. The external input and output signals of these blocks are connected with the receiver and driver pads of the chip. The power supply pads are also provided to support the power and ground voltages. The external signals are derived from the NTDS channel interface configuration.




Figure 15 - The top level logic schematic of the pseudo emulator chip.

The physical layout of the pseudo emulator chip is completed and is shown in Figure 16. The random logic block, the ROM, the 16-bit datapath block, and 32-bit datapath are easily identified. The chip has some vacant space for additional I/O and power supply pads.

SPEC has demonstrated an unique design approach which provides direct execution of existing AN/AYK-14 instructions on a PowerPC.




Figure 16 - Chip Design

#### 4.0 VHDL Simulation.

Because of the unavailability of the PowerPC VHDL model in the Phase I Program, the emulation system can not be simulated at the system level. Therefore, the VHDL simulation of the pseudo emulator is carried out by itself.

The following is a description of how the 16 bit AN/AYK-14 instruction set is decoded into the 32 bit PowerPC instruction format. To emulate an AYK "Add" instruction, the pseudo emulator chip sends out 7 PowerPC instructions in a sequence to the PowerPC processor.

AYK	PowerPO	C instruction (PPC)	32 bit register's content	
4b a m	LWZ Ra	, d(r0)	32 A 0 d	
	LWZ Rm, d(r0)		32 M 0 d+1	
	ADDCO Ra, Ra, Rm		31 A A M 1 10 1	
	STW Ra, d(r0)		36 A 0 d	
	MCRXR CRFD		31 1 0 0 512 0	
	MFCD R31		31 31 0 0 19 0	
	STW Rs	, d(r0)	31 31 0 d+1	
where	where 4b = $AN/AYK$		o code	
	32,31,36	= PPC op code		
	512, 19	= PPC extend op	code	
	A	= a		
	M	= m		
	d	= data address		
AYK 16 bit instruction format: bit 15 downto 8 is opco				
			bit 7 downto 4 is a operand	
			bit 3 downto 0 is m operand	
PPC 32 bit instruction format: bit 31 downto 21 is data add				
			bit 20 downto 16 is B operand	

bit 15 downto 11 is A operand

bit 10 downto 6 is D operand

bit 5 downto 0 is op code

The VHDL simulation results are shown in the waveform diagram (Figure 17). Two AYK instructions, "ADD" and "MULTIPLY", are used to demonstrate the simulation results.

```
ADD instruction input = "0100101101001000"
```

Multiply instruction input = "0101100101001100"

The simulation starts out with reading the input instruction and assigns the initial value to the gv\_cycle\_counter, the gv\_reg32\_addr, and the gv\_data\_addr. The gv\_cycle\_counter is a decrementer. It starts with the total number of instructions required to emulate and counts down to zero. The gv\_reg32\_addr and gv\_data\_addr contain the PowerPC interface register addresses. The gv\_reg32\_addr is initially set at zero and gv\_data\_addr starts out at ten. The gv\_reg32\_addr will increment by one every time it writes the PowerPC instruction into the interface register. Similarly, the gv\_data\_addr will increment by one every time it writes the data into the interface register. The pc\_int\_reg\_content stores the actual PowerPC instruction sequences.

So for the ADD instruction, the gv\_cycle\_counter starts out with 7. The first 32 bit PowerPC instruction sequence to be written is

```
bit 0 to 5 is op code = 32 (decimal) = 100000

bit 6 to 10 is D operand = A (hex) = 00100

bit 11 to 15 is A operand = 0 = 00000

bit 16 to 20 is B operand = 0 = 00000

bit 21 to 31 is data address = 10 (decimal) = 00000001010

pc_int_reg_content(0) = "1000000001000000000000000001010"
```

The next PowerPC instruction sequence starts with gv\_cycle\_counter = 6, gv\_reg32\_addr = 1 and gv\_data\_addr = 11. The PowerPC interface register content is

```
bit 0 to 5 is op code = 32 (decimal) = 100000

bit 6 to 10 is D operand = M (hex) = 01000

bit 11 to 15 is A operand = 0 = 00000

bit 16 to 20 is B operand = 0 = 00000

bit 21 to 31 is data address = 11 (decimal) = 00000001011

pc_int_reg_content(1) = "1000000100000000000000000001011"
```

The third PPC instruction sequence starts with gv\_cycle\_counter = 5 and gv\_reg32\_addr = 2. The PPC interface register content is

```
bit 0 to 5 is op code = 31 \text{ (decimal)} = 011111
bit 6 to 10 is D operand = A \text{ (hex)} = 00100
```

```
      bit 11 to 15 is A operand
      = A
      = 00100

      bit 16 to 20 is B operand
      = M
      = 01000

      bit 21
      = 1

      bit 22 to 30 is data address
      = 10
      = 00000101

      bit 31
      = 1
```

pc\_int\_reg\_content(2) = "011111001000010001000100001011"

The rest of the instruction sequences are generated the same way as the three instructions above. The emulating process will stop until gv\_cycle\_counter signal reaches the last instruction. The gv\_cycle\_counter, gv\_reg32\_addr, and gv\_data\_addr will reset themselves to a new values when reading the next instruction inputs.

Figure 17 The wave form of the VHDL simulation.

#### 5.0 Phase II Program Plan

SPEC proposes to perform the tasks described below as part of the 32-Bit Emulator Phase II Program.

#### Task 1 - Finalize Emulator and PowerPC Design Requirements

SPEC will review the existing emulator design and current AN/AYK-14 implementations with the Government. This will result in determination of required emulator chip operating speeds and interfaces. SPEC will assess future processing needs to determine what PowerPC functionality will be needed as the designs migrate from legacy AN/AYK-14 code to PowerPC code. SPEC will also assess the interfaces required on the replacement 32-Bit Emulator processor card. SPEC will develop a 32-Bit Emulator circuit card assembly specification and a 32-Bit Emulator Chip specification. This task will also determine in which technology the 32-Bit Emulator Chip will be implemented (e.g. GaAs or CMOS).

#### Task 2 - Emulator Chip Design Optimization

SPEC will perform revisions to the Phase I chip design to accommodate changes and/or improvements required to meet the Task 1 specification. SPEC will perform a layout of the chip design for fabrication.

#### Task 3 - Fabricate Emulator Chip

SPEC will subcontract for fabrication of the 32-Bit Emulator Chip. The chip will be fabricated either in GaAs or CMOS, as determined in Task 1. SPEC will assess the anticipated yield, and fabricate a sufficient number of chips to yield a minimum of two units.

#### Task 4 - AN/AYK-14 Circuit Card Assembly Design

SPEC will design an AN/AYK-14 Circuit Card Assembly (CCA). The CCA will contain the 32-Bit Emulator Chip, a PowerPC processor, and the standard AN/AYK-14 processor card interfaces. The CCA will be designed to directly replace the current AN/AYK-14 processor card.

#### Task 5 - AN/AYK-14 CCA Fabrication and Test

SPEC will fabricate an AN/AYK-14 CCA. The CCA will be tested in an AN/AYK-14 to verify hardware functionality and basic software emulation.

#### Task 6 - Performance Validation Testing

SPEC will develop a test plan to verify the performance of the 32-Bit Emulator Chip. Testing will verify proper operation of all AN/AYK-14 instructions. In addition, testing will verify the bypass mode operation and interface control.

#### Task 7 - Prepare Quarterly and Final Reports

SPEC will prepare quarterly reports detailing the results and accomplishments against each task during the reporting period, the work planned for the coming period, and any problems encountered during the course of the program. SPEC will prepare a comprehensive final report detailing the results of the program, including a detailed description of the emulator chip, circuit card assembly, and test results.

The proposed program schedule is shown in Figure 18.




Figure 18 - Program Schedule

Appendix A - VHDL Code

--USE std.std\_logic.ALL;

--USE std.std.ttl.ALL;

library IEEE;

--compass compile\_on

ENTITY emulator32 IS

emulator32.vhd

May 30 16:56

: INOUT std\_logic\_vector(15 downto 0);

1 1

wpcir\_addr\_dec

wd\_addr\_dec

rppc\_addr\_dec wppc\_addr\_dec

rom\_addr\_dec

fpdout0 fpdout1

sel\_signalB

sel\_data sel\_logic\_mem

fpins

andop xorop

orop

interrupt\_en input\_ack reg\_rm\_addr reg\_ra\_addr

ext\_fun\_ack

output\_ack pc\_counter

```
: IN std_logic;
: IN std_logic;
: IN std_logic;
: IN std_logic;
: IN std_logic.vector(15 downto 0);
: OUT std_logic_vector(31 downto 0);
: OUT std_logic_vector(31 downto 0);
: OUT std_logic_vector(4 downto 0);
: OUT std_logic_vector(15 downto 0);
             : IN std_logic_vector(15 downto 0);
: IN std_logic_vector(15 downto 0);
: IN std_logic_vector(15 downto 0);
: IN std_logic_vector(15 downto 0);
                                                                                                                                                                            -- >>>>>>> Define Component <<<<<<<<<<
                                                                                                                                                                                                                 : IN std_logic_vector (7 downto 0);
: IN std_logic_vector (15 downto 0);
                                                                                                                                                                                                                                                                         PORT (Inputdata : IN std_logic_vector(15 downto 10);

m : IN std_logic_vector(3 downto 0);

opdeco_en : IN std_logic;

sins : OUT std_logic;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 : IN std_logic_vector(15 downto 0);
                                                                                                                  ARCHITECTURE behaviour OF emulator32 IS
                                                                                                                                                                                                                                                                                                                                                                                             : OUT std_logic;
: OUT std_logic;
: OUT std_logic;
: OUT std_logic;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ayk.dcyl : IN std_logic;
ayk_vcyl : IN std_logic;
ayk_wlcyl : IN std_logic;
ayk_w2cyl : IN std_logic;
ayk_w2cyl : IN std_logic;
ayk_ccyl : IN std_logic;
clk : IN std_logic;
sins : IN std_logic;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             OUT std_logic;
OUT std_logic);
                                                                                                                                                                                                                                                                                                                                                        : OUT std_logic;
                                                                                                                                                                                                                                                                                                                                                                            : OUT std_logic;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                            OUT std_logic;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                : IN std_logic
                                       Pdata
IWldata
                                                                              IW2data
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               IW2data
IW2ddata
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               PORT (inputdata
                      ydata
                                                                                                                                          --compass dp_gates;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  component em_ctlf
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          component fmatdeco
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           mem_addr
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       rm_data
odd
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           end component;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          npcount
IWldata
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ra_addr
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                END component ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   rm_addr
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    a_addr
m_addr
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     end component ;
                                                                                                                                                                                                                                                            COMPONENT pccon
                                                                                                                                                                                                                                                                                                                                                                              bins
fpins
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ydata
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  SR2hb
                                                                                                                                                                                                                                                                                                                                                                                                                                        andop
                                                                                                                                                                                                                                                                                                                                                                                                                                                           xorop
srlop
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  sr2op
                                                                                                                                                                                                                                                                                                                                         sins
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  dins
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    bins
                                                                                                                                                                                                                                                                                                                                                                                                                      orop
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                std_logic_vector(31 downto 0);
                                                                                                                                                                                                                                                                                                                                                                                                                                                           : IN std_logic_vector(15 downto 0);
: IN std_logic; -- ready
: IN std_logic;
: IN std_logic;
: IN std_logic;
: IN std_logic;
: IN std_logic_vector(15 downto 0);
: IN std_logic_vector(16 downto 0);
: IN std_logic_vector(16 downto 0);
: IN std_logic_vector(16 downto 0);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                OUT std_logic_vector(299 downto 0);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       our std_logic_vector(31 downto 0);
Our std_logic_vector(31 downto 0);
Our std_logic;
Our std_logic;
Our std_logic;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             OUT std_logic;
OUT std_logic;
OUT std_logic_vector(1 downto 0);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   std_logic_vector(31 downto 0)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         OUT std_logic_vector(4 downto 0);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         std_logic_vector(15 downto 0)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           OUT std_logic_vector(4 downto 0);
OUT std_logic;
OUT std_logic;
OUT std_logic;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      OUT std_logic ; -- read
                                              -- It will read the opcode and output the result
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              OUT std_logic;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               std_logic;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   std_logic;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      std_logic;
                                                                                                                                                                                                                                                                                                                                                                                                        -- generic (Tpd : Time := unit_delay);
                        -- This vhdl code is the Main module.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     OUT
OUT
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             OUT.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               OUT
                                                                                                                                                                                                                                                                                                                            use Work.Emulator_datatype.all ;
                                                                                                                                                                                                                                                                                    use COMPASS_LIB.COMPASS_ETC.ALL;
                                                                                                                                                                                                                          library COMPASS_LIB;
use COMPASS_LIB.COMPASS.all;
--compass compile_off
                                                                                                                                                                                     use IEEE.std_logic_1164.all;
```

output\_data\_reg

reg\_rm\_data ext\_fun\_red

rom\_op ppc\_addr

overflow

zero

carry

input\_data\_req

ayk\_ins

PORT (

interrupt\_req

port (ayk\_ins : in Std\_Logic\_Vector(15 downto 0)

COMPONENT em\_sm

clk
srlop : in std\_logic;
srlop : in std\_logic;
srlop : in std\_logic;
inputdata: out std\_logic\_vector(15 downto 0);
ydata: out std\_logic\_vector(15 downto 0);
iwldata: out std\_logic\_vector(15 downto 0);
iwldata: out std\_logic\_vector(15 downto 0);
srll4 : out std\_logic\_vector(15 downto 0);
edata : out std\_logic\_vector(7 downto 0);
edata : out std\_logic\_vector(7 downto 0);
rr : out std\_logic\_vector(15 downto 0);
rr

PORT (rominput : IN std\_logic\_vector(8 downto 0); rom\_addr : OUT std\_logic\_vector(299 downto 0))

component romdeco

END COMPONENT;

END component ;

ayk\_dcyl: out std\_logic; ayk\_ecyl: out std\_logic; ayk\_wlcyl: out std\_logic; ayk\_w2cyl: out std\_logic; ayk\_w2cyl: out std\_logic; ayk\_vcyl: out std\_logic;

4

```
dins :std_logic;
bins :std_logic;
new_ppc_ins :std_logic;
rom_adat : std_logic_vector(8 downto 0);
rom_addr : std_logic_vector(8 downto 0);
npcount : std_logic_vector(15 downto 0) ;
IW2ddata : std_logic_vector(15 downto 0) ;
                          :std_logic ;
                                                                                                             -- $$$$$$$$$$$$$$$$$$$$$$$$$$$$$$$
                                                                                                                                                                                                                                                                                                                                                                                                                      address_decoder : fmatdeco
                                                                                                                                                                                                                                                                                                                                 ayk_dcyl ,
ayk_ecyl ,
ayk_w1cyl,
ayk_w2cyl,
ayk_w2dcyl,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     controller : em_ctlf
port map( inputdata,
                                                                                                                                                                                                                         sr2op ,
inputdata,
                                                                                                                                                                                                                                                                                                                                                                                                                                   PORT map(inputdata,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              pc_counter );
                                                                                                                                                                                                                                                                                    sr114 ,
sr2hb ,
edata ,
                                                                                                                                                                                                                                                             iwldata,
                                                                                                                                                                                                                                                                       iw2data,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          reg_rm_addr
                                                                                                                                                                          state_machine : em_sm
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ayk_ycyl ,
ayk_wlcyl ,
ayk_w2cyl ,
ayk_w2dcyl,
ayk_ecyl ,
clk ,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               reg_ra_addr
                                                                                                                                                                                     port map( ayk_ins,
                             sins
                                                                                                                                                                                                                                                ydata,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ayk_dcyl,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    IW2ddata ,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         IW2data ,
                                                                                                                                                                                                              srlop,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        rm_data
odd
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                npcount
IWldata
                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ydata
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                dins
                                                                                                                                                                                                                                                                                                                                                                                                                                                          SR2hb
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             bins
     signal
                 signal
signal
signal
                                                                                       signal
                                                     signal
                                                                 signal
                                                                            signal
```

wppc\_addr\_dec : out Std\_Logic\_Vector(31 downto 0); rppc\_addr\_dec : out Std\_Logic\_Vector(31 downto 0); wd\_addr\_dec : out Std\_Logic\_Vector(31 downto 0); wpcir\_addr\_dec : out Std\_Logic\_Vector(31 downto 0);

CLK : in Std\_Logic );

end component;

sr2hb : std\_logic\_vector(7 downto 0);
edata : std\_logic\_vector(15 downto 0);
rr : std\_logic;
odd : std\_logic;
srlop : std\_logic;
sr2op : std\_logic;

ayk\_wlcyl:std\_logic; ayk\_w2cyl:std\_logic; ayk\_w2dcyl:std\_logic; ayk\_ycyl:std\_logic;

ayk\_dcyl:std\_logic;
ayk\_ecyl:std\_logic;

signal signal signal

signal signal signal

signal

inputdata : std\_logic\_vector(15 downto 0);
ydata : std\_logic\_vector(15 downto 0);
iwldata : std\_logic\_vector(15 downto 0);
iw2data : std\_logic\_vector(15 downto 0);

signal signal signal

sr114: std\_logic;

signal

signal signal signal

port ( rom\_op : in Std\_Logic\_Vector(16 downto 0);
 ppc\_addr : in Std\_Logic\_Vector(4 downto 0);

component em\_intf

END component ;

new\_ppc\_ins : in Std\_Logic;

odd: IN std\_logic; fpdout0: OUT std\_logic\_vector(31 downto 0); fpdout1: OUT std\_logic\_vector(31 downto 0));

component fpoint
PORT (edata: IN std\_logic\_vector(15 downto 0);
Rgfdata: IN std\_logic\_vector(15 downto 0);
RR: IN std\_logic;

```
pc_control : pccon
PORT map(Inputdata(15 downto 10) ,
inputdata(3 downto 0) ,
ayk_dcyl ,
ayk_dcyl ,
sins ,
fpins ,
crop ,
andop ,
xorop ,
xorop ,
srlop ,
srlop ,
srlop ,
srlop ,
srlop ,
                                                                                                                                                                                                                                                                                                         interface : em_intf
   port map( rom_op,
        ppc_addr,
        new_ppc_ins,
        wpc_addr_dec,
        wd_addr_dec,
        wd_addr_dec,
        wd_addr_dec,
        cLK );
CLK ,
new_ppc_ins );
                                                                                                                                                                                                   flpconver : fpoint
PORT map(edata,
reg_Rm_data,
                                                                                                                                                                                                                                                                                 RR,
odd,
fpdout0,
fpdout1 );
```

END behaviour;

```
constant op_byte_comp : bit_8 := X*DB*; constant op_comp : bit_8 := X*53*; constant op_bit_comp : bit_8 := X*1C*; constant op_logical_comp : bit_8 := X*57*; constant op_masked_comp : bit_8 := X*7B*; constant op_literal_comp : bit_8 := X*7B*; constant op_literal_comp : bit_8 := X*7B*;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               constant op_logical_right_shft
                                                                                                                                                                                                                                                                                                                                                                                                                                    -- ARITHMETIC
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                LOGICAL
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         COMPARE
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               SHIFT
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 -- JUMP
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            type register32_array is array(reg_addr) of std_logic_vector(0 to 31);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        -- function resolve_bits_16(driver : in bits_16_array) return bits_16 -- subtype bus_bits_16 is resolve_bits_16 bits_16 ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      function resolve_bit_32(driver : in bit_32_array)return bit_32;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                function bits_to_int(bits: in bit_vector) return integer;
function bits_to_natural(bits : in bit_vector) return natural;
procedure int_to_bits(int : in integer; bits : out bit_vector);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      constant zero : std_logic_vector(3 downto 0) := "00000"; constant eight : std_logic_vector(3 downto 0) := "1000"; constant A : std_logic_vector(3 downto 0) := "1010"; constant C : std_logic_vector(3 downto 0) := "1100"; constant E : std_logic_vector(3 downto 0) := "1110";
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         type bits_16_array is array(integer range <>) of bits_16
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               bit_8 := X'03*;
bit_8 := X'13*;
bit_8 := X'13*;
bit_8 := X'18*;
bit_8 := X'05*;
bit_8 := X'02*;
bit_8 := X'02*;
bit_8 := X'17*;
bit_8 := X'17*;
bit_8 := X'07*;
bit_8 := X'07*;
                                                                                                                                                                                                                                                                                                                                                                                                                                       type bit_32_array is array(integer range <>) of bit_32;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           constant RR : std_logic_vector(2 downto 0) := *001*;
constant RL : std_logic_vector(2 downto 0) := *010*;
constant RLI : std_logic_vector(2 downto 0) := *011*;
constant RLS : std_logic_vector(2 downto 0) := *100*;
constant RX : std_logic_vector(2 downto 0) := *100*;
constant RX : std_logic_vector(2 downto 0) := *101*;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        subtype bit_16 is std_logic_vector(15 downto 0);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        -- subtype bus_bit_32 is resolve_bit_32 bit_32
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    subtype bits_16 is bit_vector(15 downto 0);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         subtype bit_8 is bit_vector(7 downto 0);
subtype bit_5 is std_logic_vector(0 to 4);
subtype bit_6 is std_logic_vector(0 to 5);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    subtype reg_addr is natural range 0 to 32;
                                                                                                                                                                                                                                                                                                                                                                                                            subtype bit_32 is bit_vector(31 downto 0);
                                                                                                                                                                                                                                                                                                                                             constant unit_delay : Time := 1 ns;
                                                                                                                                                                                                            -- use COMPASS_LIB.COMPASS_ETC.all;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  constant op_double_load_index
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     constant op_byte_load
constant op_byte_load_index
constant op_byte_store_index
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   constant op_store_mult_reg
constant op_word_load_index
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 constant op_load_multiple
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     constant op_load_mult_reg
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      constant op_literal_load
                                                                                                                                                                                                                                                                                       PACKAGE Emulator_datatype IS
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               constant op_move_block
                                                                                                                                                                                          use COMPASS_LIB.COMPASS.all;
                                                                                          use IEEE.std_logic_1164.all;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                constant op_load
constant op_load_bit
--USE std.std_logic.ALL;
--USE std.std.ttl.ALL;
                                                                                                                                                               library COMPASS_LIB;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             LOAD/STORE
                                                                  library IEEE;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                1
```

```
May 23 18:01
```

emulator\_datatype.vhd

```
bit_8 := X'00";

bit_8 := X'00";

bit_8 := X'21";

bit_8 := X'27";

bit_8 := X'27";

bit_8 := X'35";

bit_8 := X'35";
                                                                                                                                                           := X*E9";
                                                                                                                                        constant op_decindex_store : bit_8 :
constant op_decindex_store_double : bit_8
                                                                                                      constant op_store_address
                                                                                  constant op_store_double
   constant op_load_double
                                                                                                                           constant op_store_zero
                                            constant op_byte_store
                        constant op_load_mult
                                                                 constant op_store
```

constant op\_jump\_io : bit\_8 -- SUPPORT CHANNEL

```
constant op_add

constant op_add_byte

constant op_add_double

constant op_subtract

constant op_subtract

constant op_subtract

constant op_subtract_byte

constant op_subtract_double

bit_8 = X'37';

constant op_multiply

constant op_multiply_double

bit_8 = X'5B';

constant op_divide

constant op_foint_add

bit_8 = X'5B';

constant op_foint_add

bit_8 = X'5B';

constant op_foint_add

constant op_foint_add

bit_8 = X'A'7';

constant op_foint_mult

constant op_foint_mult

constant op_foint_mult

constant op_foint_mult

constant op_foint_subtract

bit_8 = X'AB';

constant op_finer_mult

constant op_f
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           : bit_8 := X"CB";
: bit_8 := X"E8";
: bit_8 := X"E4";
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              constant op_literal_double
constant op_sign_ext_double
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  constant op_sign_ext
```

```
:= X*63*;
:= X*67*;
:= X*68*;
constant op_and : bit_8
constant op_or : bit_8
constant op_xor : bit_8
```

constant op\_jump : bit\_8 := X"83" ;

```
constant op_alg_ldouble_shft : bit_8 :=
constant op_alg_left_shft : bit_8 :=
constant op_alg_right_shft : bit_8 :=
constant op_alg_rdouble_shft : bit_8 :=
constant op_cir_left_shft : bit_8 :=
constant op_cir_ldouble_shft : bit_8 :=
constant op_literal_left_shft : bit_8 :=
constant op_literal_ldouble_shft : bit_8 :=
constant op_literal_ldouble_shft : bit_8 :=
constant op_literal_ldouble_shft : bit_8 :=
constant op_literal_right_shft : bit_8 :=
                                                                                                                                                                                                                       constant op_literal_rdouble_shft : bit_8
constant op_logical_right_shft : bit_8
```

emulator\_datatype.vhd

```
function bits_to_natural(bits: in bit_vector) return natural is
```

variable temp : bit\_vector(bits'range);

```
function resolve_bits_16(driver : in bits_16_array) return bits_16 is
constant floating_value : bits_16 := X*0000*;
variable result : bits_16 := floating_value;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      -- function resolve_bit_32(driver : in bit_32_array) return bit_32 is
-- constant floating_value : bit_32 := X*0000_0000";
-- variable result : bit_32 := floating_value;
                                                                                                                                                                          for index in bits'range loop
   for index in 0 to bits'right loop
   result := result * 2 + bit'pos(temp(index));
   result := result * 2 ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    procedure int_to_bits(int : in integer; bits :out bit_vector) is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 variable temp : integer ;
variable result : bit_vector(bits'range) ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         result(index) := bit'val(temp rem 2);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   for index in bits'reverse_range loop
                                                                                                                                                                                                                                                                             if bits(index) = '1' then
                                                                                                                                                                                                                                                                                                          result := result + 1;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                result := result or driver(i);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        result := result or driver(i);
variable result : integer := 0;
                                                                                                                                                                                                                                                                                                                                                                                    if bits(bits'left) = '1' then
                                                                                                                                                                                                                                                                                                                                                                                                          result := (-result) - 1;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                result(bits'left) := '1';
                                                  if bits(bits'left)= '1' then
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                for i in driver'range loop
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        for i in driver'range loop
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        result := not result;
                                                                          temp := not bits ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      temp := -(int +1);
                                                                                                                                                                                                                                                                                                                                    end if ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      temp := temp/2 ;
                                                                                                                             temp := bits ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             end resolve_bits_16;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         temp := int ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     end resolve_bit_32;
                                                                                                                                                                                                                                                                                                                                                                                                                                                               return result;
                                                                                                                                                                                                                                                                                                                                                            end loop;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  return result;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              if int < 0 then
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   bits := result;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           return result;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              if int < 0 then
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         end int_to_bits;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          end loop;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            end bits_to_int;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     end loop;
                                                                                                                                                                                                                                                                                                                                                                                                                                    end if;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             end if;
                                                                                                                                                       end if;
                                                                                                       else
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 else
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          begin
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     begin
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         begin
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        1111111
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     function bits_to_int(bits : in bit_vector) return integer is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      : bit_8 := X*8F*;
: bit_8 := X*8B*;
: bit_8 := X*9F*;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        : bit_8 := X*83*;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                : bit_8 := X*08*;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                : bit_8 := X*97";
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             : bit_8 := X*9C*;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                : bit_8 := X*93*;
: bit_8 := X*8D*;
                                                                                                                                                                                                                                                                                                                                                                                                                                           constant op_load_addr_register : bit_8 := X*B3*;
constant op_load_physical_addr : bit_8 := X*E3*;
constant op_load_physical_location : bit_8 := X*EF*;
constant op_store_physical_location : bit_8 := X*EF*;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             constant op_store_monitor_clock : bit_8 := X*10*;
-- SUPPORT CHANNEL /JUMP
       constant op_logical_rdouble_shft : bit_8 := X*2A*
                                                                                                                                                                                                                                                          constant op_biased_fetch : bit_8 := X*77*;
constant op_masked_substitute : bit_8 := X*6F*;
constant op_remote_execute : bit_8 := X*76";
constant op_set_bit : bit_8 := X*14";
constant op_zero_bit : bit_8 := X*14";
                                                                            constant op_stack_get_top : bit_8 := X'1A* ;
constant op_stack_put_top : bit_8 := X*02* ;
constant op_queue_get_top : bit_8 := X'1E* ;
constant op_queue_put_top : bit_8 := X'1E* ;
constant op_queue_put_top : bit_8 := X'12* ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          constant op_floating_comp : bit_8 := X"7C";
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     constant op_fixed_point : bit_8 := X*7E"
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           constant op_local_jump_link_memory
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  constant op31 : bit_6 := "011111";
constant op32 : bit_6 := "100000";
constant op36 : bit_6 := "100100";
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     constant ppc_0 : bit_5 := *00000*;
constant ppc_1 : bit_5 := *00001*;
constant ppc_31 : bit_5 := *11111*;
constant ppc_tmp : bit_5 := *01111*;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   constant op_jump_link_register
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        constant op_jump_link_memory
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               constant op_jump_positive
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            PACKAGE body Emulator_datatype is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             constant op_jump_negative
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       constant op_jump_not_zero
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       -- Power PC Constant Define type
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          constant op_jump
constant op_jump_input
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       constant op_jump_zero
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           -- **** SPECIAL HANDLE ****
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    END Emulator_datatype;
                                                                STACK and QUEUE
                                                                                                                                                                                                                                                                                                                                                                                                                      EXECUTIVE MODE
                                                                                                                                                                                                                                           -- MISCELLANEOUS
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  -- ARITHMETIC
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     -- COMPARE
```

```
for index in bits'range loop
result := result * 2;
if bits(index) = '1' then
result := result + 1;
end if;
end loop;
-- for index in bits'range loop
-- result := result * 2 + bit'pos(bits(index));
-- end loop;
return result;
end bits_to_natural;
variable result : natural := 0; begin
```

END Emulator\_datatype ;

```
signal
signal
signal
                                                                                                                                                                                                                                                                    signal
signal
signal
signal
                                                                                                                                                                                                                                                                                                                                           signal
                                                                                                                                                                                                                                                                                                                                                         signal
                                                                                                                                                                                                                                                                                                                                                                       signal
signal
                                                                                                                                                                                                                                                                                                                                                                                                signal
signal
signal
signal
signal
signal
signal
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 signal
signal
signal
signal
signal
signal
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 signal
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                signal
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          signal
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       signal
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           signal
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      signal
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    signal
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 signal
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            signal
                                                                                                                                                       signal
signal
signal
                                                                                                                                                                                                                           signal
signal
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               signal
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              signal
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          signal
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         signal
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           signal
                          signal
signal
signal
                                                                                   signal
signal
signal
signal
                                                                                                                                                                                                               signal
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                signal
signal
                                                                    signal
                                                                                                                                                                                                                                                        signal
              signal
                                                                                                                                                                                                                                                                                                                                                                                                    ayk_ins : in Std_Logic_Vector(15 downto 0) := (others => 'U');
                                                                                                                                                                                                                                                                                                                                                                                                                  clk : in std_logic;
srlop : in std_logic;
sr2op : in std_logic;
inputdata: out std_logic_vector(15 downto 0);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ydata: out std_logic_vector(15 downto 0);
iwldata: out std_logic_vector(15 downto 0);
iw2data: out std_logic_vector(15 downto 0);
sr114 out std_logic_vector(7 downto 0);
edata : out std_logic_vector(7 downto 0);
                                                                                                    -- Author: George Phan
-- Date of netlist generation: May-22-96
-- extended op (D) selection.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ayk_dcyl: out std_logic;
ayk_ecyl: out std_logic;
ayk_wlcyl: out std_logic;
ayk_w2cyl: out std_logic;
ayk_w2cyl: out std_logic;
ayk_ycyl: out std_logic;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 Z : out Std_Logic );
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              : out std_logic;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          CONSTANT delay : time := 0.8 ns;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    port ( I : in Std_Logic;
                                                                                                                                                                                                                                                                         use COMPASS_LIB.COMPASS_ETC.ALL;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 architecture em_sm OF em_sm
                                                                                                                                                                                                                                 library COMPASS_LIB;
use COMPASS_LIB.COMPASS.ALL;
                                                                                                                                                                                                     use IEEE.STD_LOGIC_1164.ALL;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        component ni01d2
                                                                                                                                                                                                                                                                                                                                                --compass compile_off
                                                                                                                                                                                                                                                          --compass compile_off
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 end component;
                                                                                                                                                                                                                                                                                        -- compass compile_on
                                                                                                                                                                                                                                                                                                                                                             --compass compile_on
                                                                                                                                                                                      -- library gsc1000d;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                --compass dp_gates;
                                                                                                                                                                                                                                                                                                                   entity em_sm is
                                                                                                                                                                          library IEEE;
                                                                                                                                                                                                                                                                                                                                                                                                       port (
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  end em_sm;
```

May 29 15:56

```
nal sm_cycle0 : std_logic_vector(2 downto 0) := (others => 'U');

nal sm_cycle1 : std_logic_vector(2 downto 0) := (others => 'U');

nal ayk_idc : std_logic_vector(1 downto 0) := (others => 'U');

nal ayk_mdc : std_logic_vector(1 downto 0) := (others => 'U');

nal zc_cycle0 : std_logic_vector(2 downto 0) := (others => 'U');

nal noo_cycle0 : std_logic_vector(2 downto 0) := (others => 'U');

nal moloc_cycle0 : std_logic_vector(2 downto 0) := (others => 'U');

nal moloc_cycle0 : std_logic_vector(2 downto 0) := (others => 'U');

nal moloc_cycle0 : std_logic_vector(2 downto 0) := (others => 'U');

nal moloc_cycle0 : std_logic_vector(2 downto 0) := (others => 'U');

nal moloc_cycle0 : std_logic_vector(2 downto 0) := (others => 'U');

nal moloc_cycle0 : std_logic_vector(2 downto 0) := (others => 'U');

nal moloc_cycle0 : std_logic_vector(2 downto 0) := (others => 'U');

nal zc_cyl : std_logic_vector(2 downto 0) := (others => 'U');

nal zc_cyl : std_logic_vector(2 downto 0) := (others => 'U');

nal zc_cyl : std_logic_vector(2 downto 0) := (others => 'U');

nal zc_cyl : std_logic_vector(2 downto 0) := (others => 'U');
em_sm.vhd
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | m000_w1cy| std_logic;
| m000_w2cy| std_logic;
| m000_cycy| std_logic;
| m100_cycy| std_logic;
| m100_w1cy| std_logic;
| m100_w2cy| std_logic;
| m200_cycy| std_logic;
| m3000_cycy| std_logic;
| m3000_w2cy| std_logic;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           maloo_ycyl : std_logic;
maoo_dcyl : std_logic;
maoo_ecyl : std_logic;
maoo_wlcyl : std_logic;
maoo_w2cyl : std_logic;
maoo_w2cyl : std_logic;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     : std_logic;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        maloo_wlcyl : std_logic;
maloo_w2cyl : std_logic;
maloo_w2dcyl : std_logic
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                : std_logic;
: std_logic;
! std_logic;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 zo_wlcyl : std_logic;
zo_w2cyl : std_logic;
zo_ycyl : std_logic;
oz_dcyl : std_logic;
oz_evyl : std_logic;
oz_wlcyl : std_logic;
oz_w2cyl : std_logic;
oz_wcyl : std_logic;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            maloo_ecyl : std_logic;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    zz_wlcyl : std_logic;
zz_w2cyl : std_logic;
zz_ycyl : std_logic;
zo_ecyl : std_logic;
zo_ecyl : std_logic;
zo_wlcyl : std_logic;
zo_w2cyl : std_logic;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 : std_logic;
: std_logic;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             : std_logic;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ayk_srlcyl : std_logic;
ayk_sr2cyl : std_logic;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         moo_ycyl : std_logic; iw14 : std logic.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            : std_logic;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     moo_ecyl : std_logic;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            moo_w2cyl :
moo_w2dcyl
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 m0oo_dcyl
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             maoo_ycyl
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                moo_wlcyl
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               m0oo_ecyl
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            moo_dcyl
                                                                                                                               signal
```

May 29 15:56

signal signal signal

signal signal

ydata0 : std\_logic\_vector(15 downto 0) := (others => 'U'); inputdata0 : std\_logic\_vector(15 downto 0) := (others => 'U');

iwidata0 : std\_logic\_vector[15 downto 0) := (others => 'U');
iw2data0 : std\_logic\_vector(15 downto 0) := (others => 'U');
srldata : std\_logic\_vector[15 downto 0) := (others => 'U');
sr2data : std\_logic\_vector[15 downto 0) := (others => 'U');
sr2data0 : std\_logic\_vector[15 downto 0) := (others => 'U');
edata0 : std\_logic\_vector[15 downto 0) := (others => 'U');
ydata1 : std\_logic\_vector[15 downto 0) := (others => 'U');

signal signal

signal

signal signal signal signal signal

inputdatal: std\_logic\_vector(15 downto 0) := (others => 'U');

al iwidatal: std\_logic\_vector(15 downto 0) := (others => 'U');

al stdatal: std\_logic\_vector(15 downto 0) := (others => 'U');

al stdatal: std\_logic\_vector(15 downto 0) := (others => 'U');

al stdatal: std\_logic\_vector(15 downto 0) := (others => 'U');

al detal: std\_logic\_vector(15 downto 0) := (others => 'U');

al detal: std\_logic\_vector(15 downto 0) := (others => 'U');

al detal: std\_logic;

al w2cyl: std\_logic;

al w2cyl: std\_logic;

al w2cyl: std\_logic;

al w2cyl: std\_logic;

signal signal

signal

signal signal signal

begin

port map ( I => vss, Z => tielow );

-- tielowninv: ni01d2

ayk\_idc <= ayk\_ins(9) & ayk\_ins(8) ;

process(ayk\_ins)

begin

sm\_idec:

end process sm\_idec;

process (ayk\_ins)

begin

sm\_mdec:

ayk\_mdc <= ayk\_ins(3) & ayk\_ins(2) & ayk\_ins(1) & ayk\_ins(0);

end process sm\_mdec;

process(sm\_cycle1, ayk\_ins,

sm\_cntl:

sm\_cycle0 , sm\_cycle1 , maloo\_cycle0 , maloo\_cycle0 , maoo\_cycle0 , moo\_cycle0 , zz\_dcyl ,

zz\_ecyl ,

zz\_wlcyl zz\_w2cyl , zz\_ycyl , zo\_dcyl , zo\_ecyl , zo\_wlcyl zo\_w2cyl

m0oo\_cycle0 ,

ayk\_idc ayk\_mdc zz\_cycle0, zo\_cycle0, oz\_cycle0

mloo\_cycle0 ,

May 29 15:56 em_sm.yhd	<pre>000_cycle0 &lt;= "000"; 000_dcyl &lt;= '1';</pre>	m0oo_ecyl <= '0'; m0oo_w1cyl <= '0'; m1oo_w2oyl <= '0';	mooo_rel mooo_yel <= '0'; when others => mooo_eycle0 <= "01";		m0oo_w1cy1 <= '0'; m0oo_w2cy1 <= '0';	m0oo_ycyl <= '1'; END CASE;	CASE sm_cyclel is	when "000" => ma0oo_cycle0 <= "001"; ma0oo_dcyl <= '0';	$madoo_ecy1 <= \cdot 0';$ $madoo_w1cv1 <= \cdot 0';$	macco	mavoo_ycy1 <= '1'; when '001' => madoo_cycle0 <= '010';	ma0oo_dcy1 <= '0'; ma0nn בין':	ma0oo_wlcyl <= '1';	$ma0oo_wcyl <= '0';$ $ma0oo_ycyl <= '0';$	when "010" => madoo_cycle0 <= "011";	ma000_dcyl <= '0'; ma000_ecyl <= '0';	ma0oo_w1cy1 <= '0'; ma0oo_w2cy1 <= '1';		when 'Ull' => madoo_cycleu <= 'll'; madoo_dcyl <= '0';	ma0oo_ecyl <= '1'; ma0oo w1cyl <= '0';	ma0oo_w2cyl <= '0';	$when "110" => ma0oo_cycle0 <= "000";$	ma0oo_dcyl <= '1'; ma0oo_ecyl <= '0';	ma0oo_w1cy1 <= '0';	ma0oo_w2cy1 <= '0'; ma0oo vcv1 <= '0';	when others => ma0oo_cycle0 <= "001";	$ma0oo_{GCYI} <= 0.$	ma0oo_w1cy1 <= '0'; ma0oo_w1cy1 <= '0';	ma0oo_ycyl <= '1';	END CASE;	CASE sm.cyclel is	when 'UUU' => maioo_cycleU <= 'UUI'; maloo_dcyl <= 'U';	maloo_ecyl <= '0'; maloo w]cvl <= '0';	masloc_med; maloc_med; maloc_med; - 0';		when *001" => maloo_cycle0 <= *010"; maloo_dcy1 <= '0'; ==100_dcy1 <= '0';	ELA TABLO BOLE
ay 29 15:56 em_sm.vhd 5		zz_dcyl <= '0'; zz_ecyl <= '1';	zz_wlcyl <= '0'; zz_w2zyl <= '0';	$zz_{-ycy1} < = 0.7$	CASE sm_cyclel is		zo_wicyl <= '0'; zo wicyl <= '0';	1	when ill => $z_0$ cycleu <= 'ouu'; $z_0$ dcyl <= 'l';	$zo\_ecy1 <= '0';$ $zo\_w1cy1 <= '0';$	$z_0 - w^2 c_y 1 < = 0$ ;	when others => zo_cycle0 <= '001';	zo_dcyl <= '1'; zo ecvl <= '0';	20_Mlcyl <= '0';	zo_ycy1 <= '0'; zo_ycy1 <= '0';	END CASE;	CASE sm_cyclel is	wnen 'uur' => oz_dcyl <= '10', oz_dcyl <= '0';	oz_ecyl <= '1'; oz wicyl <= '0';	$oz_{-M}^2cy_1 <= 0$	oz_ycyl <= '0'; when '110' => oz_cycle0 <= '000';	oz_dcy] <= '1';	oz_wicyl < '0';	$oz_{M}2cy1 <= '0';$ $oz_{M}2cy1 <= '0';$	when others => oz_cycle0 <= "001";	oz_acy1 <= '0'; oz_ecy1 <= '0';	$os_{-w} cy1 < = 0$ ;		END CASE;	CASE sm_cyclel is	when "000" => m0oo_cycle0 <= "001"; m0oo_dcy1 <= '0';	m0oo_ecy1 <= '0'; m0oo w1cv1 <= '0';	m0oo_w2cy1 <= '0'; m0oo_w2cy1 <= '0';	mloo_ycyl <= '1'; when '001' => mloo_cycle0 <= '110';	$m0o_{GCYL} <= '0';$ $m0o_{GCYL} <= '1';$	m0oo_w1cy1 <= '0'; m0oo_w2cy1 <= '0';	1000 COV

em\_sm.vhd

=> maoo\_cycle0 <= ma0oo\_cycle0; maoo\_dcyl <= ma0oo\_dcyl; maoo\_ecyl <= ma0oo\_ecyl;

em\_sm.vhd

May 29 15:56

				when '0' =>
when "010" =>	<pre>&gt;&gt; maloo_cycle0 &lt;= '011';     maloo_dcy1 &lt;= '0';     maloo_ecy1 &lt;= '0';     maloo_w1cy1 &lt;= '0';     maloo_w2cy1 &lt;= '0';     maloo_w2cy1 &lt;= '1';     maloo_w2cy1 &lt;= '0';     maloo_w2cy1 &lt;= '0';</pre>		,	when others
when "011" =	maloc_cyle maloc_cyle0 maloc_ecyl <= maloc_wlcyl <= maloc_wlcyl <= maloc_wlcyl <= maloc_wlcyl <=			END CASE; CASE ayk_mdc is when *1000° =>
when '101' =	=> maloo_cytev <= '110'; maloo_dcyl <= '0'; maloo_wlcyl <= '0'; maloo_wlcyl <= '0'; maloo_w2cyl <= '0'; maloo_ycyl <= '0'; maloo_cycle0 <= '00'; maloo_cycle0 <= '0'; maloo_cycle0 <= '0'; maloo_cycle0 <= '0';			when '1010' =>
when others	î			when "1100" =>
END CASE;				when "1110" =>
CASE sm_cycle1 when '001' =>				when "0000" =>
when "110" =>	miloo_ycyt miloo_cycle miloo_ccyl miloo_ecyl miloo_wicyl miloo_w2cyl miloo_ycyl			when others =>
	mloo_dryl <= 'l mloo_ecyl <= '0 mloo_wlcyl <= ' mloo_w2cyl <= '			END CASE; Case ayk_idc is
CASE iw14 is				

```
maco_wicyl <= madoo_wicyl;
maco_wicyl <= madoo_wicyl;
maco_wicyl <= madoo_wicyl;
maco_wicyl <= madoo_wicyl;
when others => maco_cycle0 <= maloo_dcyl <= maloo_dcyl;
maco_dcyl <= maloo_dcyl;
maco_dcyl <= maloo_dcyl;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       moo_wlcyl <= maoo_wlcyl;
moo_w2cyl <= maoo_w2cyl;
moo_w2cyl <= maoo_w2cyl;
moo_cycl <= maoo_w2cyl;
moo_cycle0 <= m0oo_cycle0;
moo_dcyl <= m0oo_dcyl;
moo_ecyl <= m0oo_ecyl;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           moo_cycle0 <= maoo_cycle0;

moo_dcyl <= maoo_dcyl;

moo_ecyl <= maoo_ecyl;

moo_wlcyl <= maoo_wlcyl;

moo_w2cyl <= maoo_w2cyl;

moo_w2cyl <= maoo_w2cyl;
                                                                                                                                                                                                      maoo_w2dcyl <= maloo_w2dcyl;
                                                                                                                                                                                                                                                                                                                                                                                                                                                   moo_ycyl <= maoo_ycyl;
moo_cycle0 <= maoo_cycle0;
moo_dcyl <= maoo_dcyl;
moo_wicyl <= maoo_ecyl;
moo_wicyl <= maoo_wicyl;
moo_wicyl <= maoo_wicyl;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                moo_ycyl <= m0oo_ycyl;
moo_cycle0 <= m1oo_cycle0;
moo_dcyl <= m1oo_dcyl;
moo_ecyl <= m1oo_ecyl;</pre>
                                                                                                                                                                                                                                                                                                                 moo_cycle0 <= maoo_cycle0;
moo_dcyl <= maoo_dcyl;
moo_ecyl <= maoo_ecyl;
moo_wlcyl <= maoo_wlcyl;</pre>
                                                                                                                                                        maoo_wlcyl <= maloo_wlcyl;
maoo_w2cyl <= maloo_w2cyl;</pre>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   moo_ycyl <= maoo_ycyl;
moo_cycle0 <= maoo_cycle0;</pre>
                                                                                                                                                                                                                                                                                                                                                                                                       moo_w2cyl <= maoo_w2cyl;
moo_w2dcyl <= maoo_w2dcyl;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     moo_w2dcyl <= maoo_w2dcyl;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               moo_wlcyl <= m0oo_wlcyl;
moo_w2cyl <= m0oo_w2cyl;
moo_w2dcyl <= '0';</pre>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        moo_wlcyl <= mloo_wlcyl;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         moo_w2cyl <= mloo_w2cyl;
                                                                                                                                                                                                                                maoo_ycyl <= maloo_ycyl;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       moo_ycyl <= mloo_ycyl;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              moo_ycyl <= maoo_ycyl;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 moo_dcyl <= maoo_dcyl;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    moo_ecyl <= maoo_ecyl;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            Ą
                                                                                                                                                                                                                                                                                                 *1000 =>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                              "1010" =>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   *1100" =>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        *1110" =>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   <= .0000.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            others
                                                                                                                                                                                                                                                         SE;
```

sm\_cycle0 <= zz\_cycle0; ayk\_dcyl <= zz\_dcyl;</pre>

Ņ

î

when "01"

sm\_cycle1 <= "XXX";

May 29 15:56

```
ayk_wlcyl <= moo_wlcyl;
ayk_w2cyl <= moo_w2cyl;
ayk_w2dcyl <= moo_w2dcyl;
ayk_ycyl <= moo_ycyl;
dcyl <= moo_dcyl;
ecyl <= moo_dcyl;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ycyl <= zo_ycyl;

sm_cycle0 <= oz_cycle0;

ayk_dcyl <= oz_dcyl;

ayk_ecyl <= oz_ecyl;

ayk_w2cyl <= oz_wlcyl;

ayk_w2cyl <= oz_wlcyl;

ayk_w2dcyl <= oz_w2cyl;
                                                                                                                                                                                                                                                sm_cycle0 <= zo_cycle0;

ayk_dcyl <= zo_dcyl;

ayk_ecyl <= zo_ecyl;

ayk_wlcyl <= zo_wlcyl;

ayk_wlcyl <= zo_wlcyl;

ayk_wlcyl <= zo_wlcyl;

ayk_wlcdcyl <= '0';

ayk_ycyl <= zo_cyl;

cyl <= zo_dcyl;

ecyl <= zo_ecyl;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   sm_cycle0 <= moo_cycle0;
ayk_dcyl <= moo_dcyl;</pre>
ayk_ecyl <= zz_ecyl;
ayk_wlcyl <= zz_wlcyl;
ayk_w2cyl <= zz_w2cyl;
ayk_w2dcyl <= '0';</pre>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        w2dcyl <= moo_w2dcyl;
                                                                              ayk_ycyl <= zz_ycyl;

dcyl <= zz_dcyl;

ecyl <= zz_ecyl;

wlcyl <= zz_wlcyl;

wlcyl <= zz_wlcyl;

wlcyl <= zz_wlcyl;

wlcyl <= zz_wlcyl;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ayk_ecyl <= moo_ecyl;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  dcyl <= oz_dcyl;
ecyl <= oz_ecyl;
wlcyl <= oz_wlcyl;
w2cyl <= oz_w2cyl;
w2dcyl <= o'';</pre>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              wlcyl <= moo_wlcyl;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    w2cy1 <= moo_w2cy1;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   If (rising_edge(clk)) THEN
    sm_cycle1 <= sm_cycle0 after delay;
--compass compile_off
    ELSIF (To_X01(clk) = 'X') THEN</pre>
                                                                                                                                                                                                                                                                                                                                                                                                                                               wlcyl <= zo_wlcyl;
w2cyl <= zo_w2cyl;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ycyl <= moo_ycyl;
RR <= '0';
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ycyl <= oz_ycyl;
                                                                                                                                                                                                                ycyl <= zz_ycyl;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         w2dcyl <= '0';
```

û

when "10"

when others =>

process(clk, sm\_cycle0)
begin

END process sm\_cntl;

END CASE;

```
inputdatal <= inputdata0 after delay;
--compass compile_off
ELSIF (To_X01(clk) = 'X') THEN</pre>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        inputdata1 <= "XXXXXXXXXXXXXXXX";</pre>
                                                                                                                                                                                                                                                                                                                                                                                                                       ydatal <= "XXXXXXXXXXXXXXXXX";
                                                                                                                                                                                                                                                                                                                                                                  ydata1 <= ydata0 after delay;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     process(dcyl, inputdatal, ayk_ins)
                                                                                                                                                                                                                                                                                                                                                                                   --compass compile_off
ELSIF (To_X01(clk) = 'X') THEN
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 inputdata0 <= inputdata1;
                                                                                      process(ycyl, ydatal, ayk_ins)
                                                                                                                                                                                                                                                                                                                                             If (rising_edge(clk)) THEN
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    If (rising_edge(clk)) THEN
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              inputdata <= inputdata1 ;
end process inputbuf;</pre>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    inputdata0 <= ayk_ins;
END CASE;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  process(clk, inputdata0)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 END PROCESS inputreg;
                                                                                                                                            when '1' =>
ydata0 <= ydata1;</pre>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        END PROCESS inputmux;
                                                                                                                                                                           when others =>
ydata0 <= ayk_ins;
                                                                                                                                                                                                                                                                                         process(clk, ydata0)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              --compass compile_on
                                                                                                                                                                                                                                                                                                                                                                                                                                          --compass compile_on
--compass compile_on
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ydata <= ydatal ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              process(inputdatal)
                                END PROCESS reg2;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                             END PROCESS yreg;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         end process ybuf;
                                                                                                                                                                                                                                      END PROCESS ymux;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   process (ydatal)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   when '1' =>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      when others
                                                                                                                       case ycyl is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             case dcyl is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 END IF;
            END IF;
                                                                                                                                                                                                                                                                                                                                                                                                                                                            END IF;
                                                                                                                                                                                                                   END CASE;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               inputbuf:
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               inputreg:
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          inputmux:
                                                                                                                                                                                                                                                                                                            begin
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      begin
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             begin
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   begin
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ybuf:
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     begin
                                                                        : xnux
                                                                                                           begin
                                                                                                                                                                                                                                                                            yreg:
```

END PROCESS iw2reg;

process(sr2datal)

begin

sr2data <= sr2data1 ;
sr2hb <= sr2data1(15 downto 8) ;</pre>

process(ecyl, sr2op) sr2gen:

begin

process(wlcyl, iwldatal, ayk\_ins)

iwlmux:

case wlcyl is

iwldata <= iwldatal ;</pre>

process(1wldatal) begin

end process iwlbuf;

when '1' =>
 iwldata0 <= iwldata1;
 when others =>
 iwldata0 <= ayk\_ins;</pre>

process(ayk\_sr2cyl, sr2datal, ayk\_ins)

when '1' => sr2data0 <= sr2data1

sr2data0 <= ayk\_ins; END case;

If (rising\_edge(clk)) THEN
sr2data1 <= sr2data0 after delay;</pre>

sr2data1 <= "XXXXXXXXXXXXXXXX";</pre>

--compass compile\_on

process(w2cyl, iw2datal, ayk\_ins)

iw2mux:

iw2data <= iw2datal ;

process(iw2data1)

begin

iw2buf:

end process iw2buf;

when '1' => iw2data0 <= iw2data1;

case w2cyl is

begin

iw2data0 <= ayk\_ins;

when others =>

END PROCESS iw2mux;

END CASE;

srlbuf:

begin

srlmux:

when '1' =>
srldata0 <= srldatal;</pre> case ayk\_srlcyl is

END PROCESS srlmux;

May 29 15:56

em\_sm.vhd

May 29 15:56

iw14 <= iw1data1(14) ;</pre>

begin

iw14gen: process(iw1data1)

END PROCESS iw14gen;

END IF;

sr2buf:

end process sr2buf;

ayk\_sr2cyl <= ecyl and sr2op ;

END PROCESS sr2gen;

sr2mux: begin

case ayk\_sr2cyl is when '1' =>

when others =>

END PROCESS sr2mux;

sr2reg:

process(clk, sr2data0) begin

iwldatal <= iwldata0 after delay; --compass compile\_off ELSIF (TO\_X01(clk) = 'X') THEN

If (rising\_edge(clk)) THEN

process(clk, iwldata0)

iwlreg:

END PROCESS iwlmux;

END CASE;

iw1data1 <= "XXXXXXXXXXXXXXXX";</pre>

END PROCESS iwlreg;

END IF;

--compass compile\_on

--compass compile\_off ELSIF (To\_X01(clk) = 'X') THEN

END IF;

END PROCESS sr2reg;

process(ecyl, srlop) begin

ayk\_srlcyl <= ecyl and srlop; END PROCESS srigen;

process(sr1datal)

srldata <= srldatal;
srl14 <= srldatal(14);
end process srlbuf;</pre>

process(ayk\_srlcyl, srldatal, ayk\_ins)

when others => srldata0 <= ayk\_ins;

If (rising\_edge(clk)) THEN
 iw2data1 <= iw2data0 after delay;</pre>

process(clk, iw2data0)

iw2reg:

iw2datal <= "XXXXXXXXXXXXXXXX";</pre>

--compass compile\_on

--compass compile\_off ELSIF (To\_X01(clk) = 'X') THEN

May 29 15:56

```
If (rising_edge(clk)) THEN
    sridatal <= sridata0 after delay;
--compass compile_off
    ELSIF (To_X01(clk) = 'X') THEN
    srldatal <= 'XXXXXXXXXXXXXXXX.;
--compass compile_on
    END IF;</pre>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    If (rising_edge(clk)) THEN
edata1 <= edata0 after delay;
--compass compile_off
    ELSIF (ro_x01(clk) = 'X') THEN
edata1 <= 'XXXXXXXXXXXXXXXX';
--compass compile_on
    END IF;</pre>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            configuration em_sm_CON of em_sm is
                                                                                                                                                                                                                                                                                                                   process(ecyl, edatal, ayk_ins)
begin
                                                                                                                                                                                                                                                                                                                                                                case eryl is
when '1' =>
edata0 <= edata1;
when others =>
edata0 <= ayk_ins;
END CASE;
END PROCESS emux;
       process(clk, srldata0 )
begin
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                process(clk, edata0 )
begin
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            --compass compile_off
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              end em_sm_CON;
--compass compile_on
                                                                                                                                                                                 END PROCESS srlreg;
                                                                                                                                                                                                                                                                  edata <= edatal ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          END PROCESS ereg;
                                                                                                                                                                                                                 ebuf:
process(edatal)
begin
                                                                                                                                                                                                                                                                                     end process ebuf;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                for em_sm
end for;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              end em_sm;
srlreg:
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ereg:
```

library IEEE;

em\_intf.vhd

May 30 14:33

begin

<= '1';

ò

<= '1'

ò

```
pcir_addr <= next_pcir_addr(4 downto 0) after delay;</pre>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              when '101010' => wd_addr <= rom_op(4 downto 0) ;
when '100100' => rppc_addr <= ppc_addr ;
when others => rppc_addr <= "00000" ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          when '1' => wpcir_addr <= "00000";
when others => wpcir_addr <= pcir_addr
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          wd_addr <= "00000";
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                next_pcir_addr <= wpcir_addr + '1';
case wpcir_addr is
when "00000" =>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              case wpcir_addr is
   when "00011" =>
   wpcir_addr_dec(3) <= '1';</pre>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                wpcir_addr_dec(0) <= '0';
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               wpcir_addr_dec(0) <= '1';
                                                                                                                                                                                                                                                     --compass compile_off
ELSIF (To_XO1(clk) = 'X') THEN
pcir_addr <= "XXXXXXXXX";
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          wppc_addr
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             case rom_op(16 downto 11) is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                        PROCESS (pcir_addr,new_ppc_ins)
                                                                                                                                                                                If (rising_edge(clk)) THEN
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         wpcir_addr_dec(1)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 wpcir_addr_dec(2)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             END PROCESS poir_addr_sel;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          wpcir_addr_dec(1)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  wpcir_addr_dec(2)
process(clk, next_pcir_addr,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           end process picr_wr_sel;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         PROCESS (rom_op, ppc_addr)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                case wpcir_addr is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        case wpcir_addr is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           case new_ppc_ins is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    PROCESS ( wpcir_addr)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           when "00010"
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   when *00001*
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               when others
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               when others
                                                                                                                                                                                                                                                                                                                                           --compass compile_on
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       when others
                               wpcir_addr ,
                                                                                                                                                                                                                                                                                                                                                                                              END PROCESS reg1;
                                                 wppc_addr ,
rppc_addr ,
wd_addr )
                                                                                                                                                                                                                                                                                                                                                                                                                                             pcir_addr_sel:
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            pcir_addr_dec:
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  end case;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        end case;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      picr_wr_sel:
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       end case;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            end case;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     BEGIN
                                                                                                                                                            begin
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     new_ppc_ins :: in Std_Logic.
wppc_addr_dec : out Std_Logic_Vector(31 downto 0) := (others => 'U');
rppc_addr_dec : out Std_Logic_Vector(31 downto 0) := (others => 'U');
wd_addr_dec : out Std_Logic_Vector(31 downto 0) := (others => 'U');
wpcir_addr_dec : out Std_Logic_Vector(31 downto 0) := (others => 'U');
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    port ( rom_op : in Std_Logic_Vector(16 downto 0) := (others => 'U');
ppc_addr : in Std_Logic_Vector(4 downto 0) := (others => 'U');
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              signal next_pcir_addr : std_logic_vector (4 downto 0);
signal wpcir_addr : std_logic_vector (4 downto 0);
signal pcir_addr : std_logic_vector (4 downto 0);
signal wppc_addr : std_logic_vector (4 downto 0);
signal rppc_addr : std_logic_vector (4 downto 0);
signal rppc_addr : std_logic_vector (4 downto 0);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     port map ( I \Rightarrow vss, Z \Rightarrow tielow );
                                       -- Date of netlist generation: MAY-30-96
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                CLK : in Std_Logic := 'U');
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  Z : out Std_Logic );
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                CONSTANT delay : time := 0.8 ns;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         architecture em_intf OF em_intf is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 port ( I : in Std_Logic;
                                                                    -- controller for emulator process
                                                                                                                                                                                                                                                                                              --compass compile_off
use COMPASS_LIB.COMPASS_ETC.ALL;
                                                                                                                                                                                                 use IEEE.STD_LOGIC_1164.ALL;
                                                                                                                                                                                                                                                                           use COMPASS_LIB.COMPASS.ALL;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          -- tielowninv: ni01d2
-- port map ( I =>
                 -- Author: George Phan
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        component ni01d2
                                                                                                                                                                                                                                                                                                                                                                                                                                                           --compass compile_off
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  end component;
                                                                                                                                                                                                                                                                                                                                                    --compass compile_on
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      --compass compile_on
                                                                                                                                                                    -- library gsc1000d;
                                                                                                                                                                                                                                                  library COMPASS_LIB;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         --compass dp_gates;
                                                                                                                                                                                                                                                                                                                                                                                                          entity em_intf is
```

end em\_intf;

<= ppc\_addr;

hen others => wpcir\_addr\_dec(13) <= '0'; wpcir\_addr\_dec(10) <= '1'; wpcir\_addr\_dec(11) <= '1'; wpcir\_addr\_dec(11) <= '0'; when "01100" =>
 wpcir\_addr\_dec(12) <= '1';
when others => wpcir\_addr\_dec(12) <= '0'; wpcir\_addr\_dec(13) <= '1'; when "00110" => wpcir\_addr\_dec(6) <= '1'; wpcir\_addr\_dec(7) <= '1'; wpcir\_addr\_dec(8) <= '0'; wpcir\_addr\_dec(9) <= '1'; wpcir\_addr\_dec(9) <= '0'; when others =>
wpcir\_addr\_dec(4) <= '0';</pre> wpcir\_addr\_dec(6) <= '0'; wpcir\_addr\_dec(8) <= '1'; nen others =>
wpcir\_addr\_dec(10) <= '0'</pre> wpcir\_addr\_dec(4) <= '1'; wpcir\_addr\_dec(5) <= '1'; wpcir\_addr\_dec(3) <= '0'; wpcir\_addr\_dec(5) <= '0' wpcir\_addr\_dec(7) <= '0' when "01101" => when "00111" => when "01000" => when "01010" => when "01011" => case wpcir\_addr is when \*00101\* => case wpcir\_addr is when "01001" => case wpcir\_addr is case wpcir\_addr is case wpcir\_addr is when "00100" => case wpcir\_addr is case wpcir\_addr is when others => case wpcir\_addr is case wpcir\_addr is case wpcir\_addr is case wpcir\_addr is when others end case; end case;

case wpcir\_addr is
 when '1011' =>
 wpcir\_addr\_dec(23) <= '1';
 when others => when "11000" => wpcir\_addr\_dec(24) <= '1'; when others =>
wpcir\_addr\_dec(24) <= '0';</pre> wpcir\_addr\_dec(21) <= '0';
end case;</pre> hen others => wpcir\_addr\_dec(23) <= '0'; wpcir\_addr\_dec(16) <= '0'; when '10001' => wpcir\_addr\_dec(17) <= '1'; when "10010" => wpcir\_addr\_dec(18) <= '1'; wpcir\_addr\_dec(18) <= '0'; wpcir\_addr\_dec(19) <= '1'; hen others => wpcir\_addr\_dec(19) <= '0'; wpcir\_addr\_dec(20) <= '1'; wpcir\_addr\_dec(20) <= '0'; wpcir\_addr\_dec(21) <= '1'; wpcir\_addr\_dec(22) <= '1'; when "01111" => wpcir\_addr\_dec(15) <= '1'; wpcir\_addr\_dec(15) <= '0'; wpcir\_addr\_dec(17) <= '0'; wpcir\_addr\_dec(14) <= '1'; wpcir\_addr\_dec(14) <= '0'; wpcir\_addr\_dec(16) <= '1' wpcir\_addr\_dec(22) case wpcir\_addr is when "10101" => case wpcir\_addr is when "10110" => when "10011" => when "10100" => case wpcir\_addr is when "10000" => case wpcir\_addr is case wpcir\_addr is when "01110" => case wpcir\_addr is case wpcir\_addr is case wpcir\_addr is case wpcir\_addr is when others end case; end case;

9

when "00011" => wppc\_addr\_dec(3) <= '1' when others

wppc\_addr\_dec(3) <= '0' end case;

when "00100" => case wppc\_addr is

wppc\_addr\_dec(4) <= '1';

wppc\_addr\_dec(4) <= '0'; when others

wppc\_addr\_dec(5) <= '1'; case wppc\_addr is when "00101" => end case;

wppc\_addr\_dec(5) <= '0'; when others end case;

case wppc\_addr is
when \*00110" =>
 wppc\_addr\_dec(6) <= '1';
when others =>

wppc\_addr\_dec(6) <= '0';</pre> end case;

case wppc\_addr is

when "00111" => when others

wppc\_addr\_dec(7) <= '1';  $wppc_addr_dec(7) <= '0'$ end case;

case wppc\_addr is
when "01000" =>
wppc\_addr\_dec(8) <= '1';</pre> when others

wppc\_addr\_dec(8) <= '0'; end case;

wppc\_addr\_dec(9) <= '1'; case wppc\_addr is when "01001" => when others

wppc\_addr\_dec(9) <= '0'; case wppc\_addr is when \*01010\* => end case;

wppc\_addr\_dec(10) <= '1'; when others

wppc\_addr\_dec(10) <= '0'; end case;

case wppc\_addr is

when '01011' =>
 wppc\_add.dec(11) <= '1';

when others =>
 wppc\_addr\_dec(11) <= '0';

when "01100" => case wppc\_addr is end case;

wppc\_addr\_dec(12) <= '1'; when others

wppc\_addr\_dec(12) <= '0'; case wppc\_addr is when "01101" =>

em\_intf.vhd

end case;

when "11001" =>
 wpcir\_addr\_dec(25) <= '1';
when others =>
 wpcir\_addr\_dec(25) <= '0';</pre> case wpcir\_addr is

end case;

wpcir\_addr\_dec(26) <= '1'; when "11010" => case wpcir\_addr is

wpcir\_addr\_dec(26) <= '0' when others end case;

case wpcir\_addr is
when "11011" =>

wpcir\_addr\_dec(27) <= '1'; wpcir\_addr\_dec(27) <= '0'; when others

case wpcir\_addr is end case;

when "11100" =>
 wpcir\_addr\_dec(28) <= '1';
when others =>
 wpcir\_addr\_dec(28) <= '0';</pre>

end case;

case wpcir\_addr is

wpcir\_addr\_dec(29) <= '1' when "11101" =>

wpcir\_addr\_dec(29) <= '0' when others

end case;

case wpcir\_addr is
when "11110" =>
 wpcir\_addr\_dec(30) <= '1';</pre>

wpcir\_addr\_dec(30) <= '0'; when others

case wpcir\_addr is

wpcir\_addr\_dec(31) <= '0'; when "11111" => wpcir\_addr\_dec(31) <= '1'; when others

END PROCESS pcir\_addr\_dec;

PROCESS ( wppc\_addr)

wppc\_addr\_dec(0) <= '1';
when others => wppc\_addr\_dec(0) <= '0'; case wppc\_addr is when \*00000\* =>

wppc\_addr\_dec(1) <= '1'; when "00001" => case wppc\_addr is end case;

 $wppc_addr_dec(1) <= '0'$ end case;

when others

case wppc\_addr is
when "00010" =>
wppc\_addr\_dec(2) <= '1';</pre>

when others

end case;

end case;

end case;

end case;

em\_inft.vhd May 30 14:33

case wppc\_addr is

```
case wppc_addr is
   when '11011' =>
   wppc_addr_dec(27) <= '1';
   when others =>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      when "11111" =>
wppc_addr_dec(31) <= '1';
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         wppc_addr_dec(31) <= '0';
                                                                                case wppc_addr is
when "11001" =>
wppc_addr_dec(25) <= '1';</pre>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                     wppc_addr_dec(28) <= '0';
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            wppc_addr_dec(29) <= '1';
                                                                                                                                               wppc_addr_dec(25) <= '0';
                                                                                                                                                                                                                                                                                                                                                               wppc_addr_dec(27) <= '0';
                                                                                                                                                                                                                                                                                                                                                                                                                                    wppc_addr_dec(28) <= '1';
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       rppc_addr_dec(1) <= '1';
when others =>
                                                 wppc_addr_dec(24) <= '0';
                                                                                                                                                                                                                        wppc_addr_dec(26) <= '1';
                                                                                                                                                                                                                                                          wppc_addr_dec(26) <= '0';
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   rppc_addr_dec(0) <= '1';
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       rppc_addr_dec(1) <= '0' ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               wppc_addr_dec(29) <= '0'
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  wppc_addr_dec(30) <= '1'
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             wppc_addr_dec(30) <= '0'
           wppc_addr_dec(24) <= '1'
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     rppc_addr_dec(0) <=
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      case rppc_addr is
when *00001" =>
                                                                                                                                                                                                                                                                                                                                                                                                   case wppc_addr is
when "11100" =>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        case wppc_addr is when "11101" =>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  when "11110" =>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    when "00000" =>
                                                                                                                                                                                                         when "11010" =>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      case wppc_addr is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              end process wppc_dec;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  case rppc_addr is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               case wppc_addr is
                                                                                                                                                                                       case wppc_addr is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  rppc_dec:
PROCESS( rppc_addr)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      when others
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            when others
when "11000"
                                                                                                                                                                                                                                             when others
                                                                                                                                                                                                                                                                                                                                                                                                                                                        when others
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              when others
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      when others
                                  when others
                                                                                                                                       when others
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         end case;
                                                                                                                                                                      end case;
                                                                                                                                                                                                                                                                              end case;
                                                                                                                                                                                                                                                                                                                                                                                   end case;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          end case;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  end case;
                                                                 end case;
```

May 30 14:33

```
case rppc_addr is
when '01100' =>
rppc_addr_dec(12) <= '1';</pre>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   rppc_addr_dec(11) <= '1';
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               rppc_addr_dec(10) <= '0';
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     rppc_addr_dec(11) <= '0';
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          rppc_addr_dec(10) <= '1';
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              when "00111" =>
rppc_addr_dec(7) <= '1';
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 rppc_addr_dec(7) <= '0';
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         rppc_addr_dec(8) <= '1';
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            rppc_addr_dec(8) <= '0';
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           rppc_addr_dec(9) <= '1';
when others =>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      rppc_addr_dec(9) <= '0';
                                                                                                                                                                                                                                                  when "00100" => rppc_addr_dec(4) <= '1';
                                                                                                                                                                                                                                                                                      when others =>
rppc_addr_dec(4) <= '0';</pre>
                                                                                                                                                                                                                                                                                                                                                                             rppc_addr_dec(5) <= '1' ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    rppc_addr_dec(6) <= '1';
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          rppc_addr_dec(6) <= '0';
                                                                                      rppc_addr_dec(2) <= '0';
                                                                                                                                                          rppc_addr_dec(3) <= '1';
                                                                                                                                                                                          rppc_addr_dec(3) <= '0';
                                                  rppc_addr_dec(2) <= '1';
                                                                                                                                                                                                                                                                                                                                                                                                                rppc_addr_dec(5) <= '0'
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  when "01011" =>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        when "01000" =>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             case rppc_addr is
when "01001" =>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            when "01010" =>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         when others =>
end case;
case rppc_addr is
when "00010" =>
                                                                                                                      case rppc_addr is
when "00011" =>
                                                                                                                                                                                                                                                                                                                                                             when "00101" =>
                                                                                                                                                                                                                                                                                                                                                                                                                                                  case rppc_addr is when "00110" =>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             when others =>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               case rppc_addr is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       case rppc_addr is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        case rppc_addr is
                                                                                                                                                                                                                                                                                                                                           case rppc_addr is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            case rppc_addr is
                                                                                                                                                                                                                                 case rppc_addr is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                when others
                                                                         when others
                                                                                                                                                                              when others
                                                                                                                                                                                                                                                                                                                                                                                                 when others
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         when others
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  when others
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                end case;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              end case;
                                                                                                                                                                                                                  end case;
                                                                                                                                                                                                                                                                                                                          end case;
                                                                                                           end case;
                                                                                                                                                                                                                                                                                                                                                                                                                                     end case;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               end case;
```

rppc\_addr\_dec(19) <= '1'; when "10100" => rppc\_addr\_dec(20) <= '1'; rppc\_addr\_dec(21) <= '1'; rppc\_addr\_dec(22) <= '1'; rppc\_addr\_dec(22) <= '0'; rppc\_addr\_dec(17) <= '0'; rppc\_addr\_dec(18) <= '1'; rppc\_addr\_dec(19) <= '0'; rppc\_addr\_dec(16) <= '1'; rppc\_addr\_dec(16) <= '0'; rppc\_addr\_dec(14) <= '1'; rppc\_addr\_dec(14) <= '0'; rppc\_addr\_dec(15) <= '0'; rppc\_addr\_dec(13) <= '1'; rppc\_addr\_dec(13) <= '0' ; case rppc\_addr is
when "01111" =>
 rppc\_addr\_dec(15) <= '1'</pre> rppc\_addr\_dec(18) <= '0' when others => rppc\_addr\_dec(20) <= '0' rppc\_addr\_dec(21) <= '0' rppc\_addr\_dec(12) <= '0' case rppc\_addr is when "10011" => when "10101" => case rppc\_addr is
when "10110" => case rppc\_addr is when "01110" => when "10000" => when "10010" => when others => when others => when "01101" => case rppc\_addr is when others end case; end case; end case; end case; end case; end case; end case;

case rppc\_addr is

case wd\_addr is end case;

when others => wd\_addr\_dec(10) <= '0';

case wd\_addr is when "01011" => wd\_addr\_dec(11) <= '1'; end case;

when others

case wd\_addr is when "01010" => wd\_addr\_dec(10) <= '1'; case wd\_addr is
when "00101" =>
wd\_addr\_dec(5) <= '1';</pre> when "00110" => wd\_addr\_dec(6) <= '1'; when others =>
wd\_addr\_dec(6) <= '0';</pre> when "00111" => wd\_addr\_dec(7) <= '1'; wd\_addr\_dec(7) <= '0'; when others =>
wd\_addr\_dec(8) <= '0';</pre> wd\_addr\_dec(9) <= '1'; case wd\_addr is when "00010" => wd\_addr\_dec(2) <= '1'; when "00011" => wd\_addr\_dec(3) <= '1'; when others =>
wd\_addr\_dec(3) <= '0';</pre> when "00100" => wd\_addr\_dec(4) <= '1'; when others =>
wd\_addr\_dec(5) <= '0';</pre> wd\_addr\_dec(4) <= '0'; wd\_addr\_dec(2) <= '0'; case wd\_addr is when "01000" => wd\_addr\_dec(8) <= '1' wd\_addr\_dec(9) <= '0' when "01001" => when others => end case; case wd\_addr is when others when others when others end case; end case; end case;

em\_intf.vhd

when \*10111" => May 30 14:33

rppc\_addr\_dec(23) <= '1'; rppc\_addr\_dec(23) <= '0' when others end case;

rppc\_addr\_dec(24) <= '1'; case rppc\_addr is when "11000" => when others

rppc\_addr\_dec(24) <= '0'; case rppc\_addr is when "11001" => end case;

rppc\_addr\_dec(25) <= '0';
end case;</pre> rppc\_addr\_dec(25) <= '1' when others

rppc\_addr\_dec(26) <= '1'; case rppc\_addr is when "11010" => when others

case rppc\_addr is
when '11011' =>
 rppc\_addr\_dec(27) <= '1';</pre> rppc\_addr\_dec(26) <= '0' end case;

when others

rppc\_addr\_dec(27) <= '0'; case rppc\_addr is end case;

when "11100" =>

rppc\_addr\_dec(28) <= '0'; rppc\_addr\_dec(28) <= '1'; when others

rppc\_addr\_dec(29) <= '1'; case rppc\_addr is when "11101" => end case;

rppc\_addr\_dec(29) <= '0'; when others end case;

when "11110" => rppc\_addr\_dec(30) <= '1'; case rppc\_addr is when others

rppc\_addr\_dec(30) <= '0'; rppc\_addr\_dec(31) <= '1'; when "11111" => case rppc\_addr is end case;

rppc\_addr\_dec(31) <= '0'; end process rppc\_dec; when others

case wd\_addr is PROCESS ( wd\_addr) wd\_dec:

when "00000" => wd\_addr\_dec(0) <= '1';

when others => wd\_addr\_dec(0) <= '0';

end case;

May 30 14:33		em_intf.vhd	13
wd_addr_dec(11) <= '0			
addr is			
wd_addr_dec(12) <= '1			
when others => wd_addr_dec(12) <= '0			
end case; case wd_addr is			
when "01101" => wd_addr_dec(13) <= '1			
when others => wd_addr_dec(13) <= '0			
end case;			
wd_addr_dec(14) <= '1 when others =>			
wd_addr_dec(14) <= '0			
end case; case wd_addr is			
en "0111 wd addr			
wd_addr_dec(15) <= '0			
end case; case wd_addr is			
wd_addr_dec(16) <= '1			
ec (			
end case;			•
case wd_addr is when "10001" =>			
ü			
when others =>			
case wd_addr is			
when	٠.		
when others =>			
,	-		
dr is			
wnen '10011' => wd_addr_dec(19) <= '1			
when others =>			
,			
dr is			
when inion =/ wd_addr_dec(20) <= '1			
when others =>			
1,			
case wd_addr 1s when "10101" =>			
wd_addr_dec(21) <= '1			
when others => wd_addr_dec(21) <= '0'	 1		
end case;			
case wc_addt is when "10110" =>			

end case; case wd\_addr is when '11000' => wd\_addr\_dec(24) <= '1'; when others => wd\_addr\_dec(24) <= '0'; end case; case wd\_addr is when '11001' => wd\_addr\_dec(25) <= '1'; when "11011" =>
wd\_addr\_dec(27) <= '1';
when others =>
wd\_addr\_dec(27) <= '0';
end case;
case wd\_addr\_is
when "11100" =>
wd\_addr\_dec(28) <= '1';
when others =>
wd\_addr\_dec(28) <= '0';
end case; end case;
case wd\_addr is
 when '1111' =>
 wd\_addr\_dec(31) <= '1';
 when others =>
 wd\_addr\_dec(31) <= '0';
end case;</pre> case wd\_addr is

when '1101' =>

wd\_addr\_dec(29) <= '1';

when others =>

wd\_addr\_dec(29) <= '0';

end case;

case wd\_addr is

when '1110' =>

wd\_addr\_dec(30) <= '1'; case wd\_addr is
 when '1011' =>
 wd\_addr\_dec(23) <= '1' ;
 when others =>
 wd\_addr\_dec(23) <= '0' ; case wd\_addr is
when '11010' =>
wd\_addr\_dec(26) <= '1';
when others =>
wd\_addr\_dec(26) <= '0'; when others =>
wd\_addr\_dec(22) <= '0';
end case;</pre> when others =>
 wd\_addr\_dec(25) <= '0';
end case;</pre> wd\_addr\_dec(22) <= '1'; when others => wd\_addr\_dec(30) <= '0'; end case; case wd\_addr is end process wd\_dec;

end em\_intf;

--compass compile\_off May 30 14:33

configuration em\_intf\_CON of em\_intf is
for em\_intf
end for;
end em\_intf\_CON;
--compass compile\_on

-- Date of netlist generation: Mar-15-96

-- Author: George Phan

```
port ( ayk_ins : in Std_Logic_Vector(15 downto 0) := (others => 'U');
    rom_addr : out Std_Logic_Vector(8 downto 0) := (others => 'U');
    CLK : in Std_Logic := 'U';
    new_ppc_ins : out Std_Logic := 'U');
-- controller for emulator process
                                                                                                                                                                                                                                                   --compass compile_off
use COMPASS_LIB.COMPASS_ETC.ALL;
                                                                                                        -- library gsc1000d;
use IEEE.STD_LOGIC_1164.ALL;
                                                                                                                                                                                                                   use COMPASS_LIB.COMPASS.ALL;
                                                                                                                                                                                                                                                                                                                                                                                                                       --compass compile_off
--compass compile_on
                                                                                                                                                                                                                                                                                                            --compass compile_on
                                                                                                                                                                                              library COMPASS_LIB;
                                                                                                                                                                                                                                                                                                                                                                    entity em_ctlf is
                                                                                library IEEE;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     end em_ctlf;
```

```
signal new_opaddr, new_opaddr_1, no_opaddr, next_iaddr, naddr :
Std_Logic_Vector(8 downto 0) := (others => 'U');
                                                                                                                                                                                     2 : out Std_Logic );
                                                                                                                                                                                                                                                                        CONSTANT delay : time := 0.8 ns;
architecture em_ctlf OF em_ctlf is
                                                                                                                        port ( I : in Std_Logic;
                                                                                         component ni01d2
                                                                                                                                                                                                               -- end component;
                                     --compass dp_gates;
```

```
signal new_opcyl, new_opcyl_1, no_opcyl, next_icyl, ncyl :
   Std_Logic_Vector(5 downto 0) := (others => 'U');
                                                                                                                                                                                                                       Signal icycle, icle_dec
: Std_Logic_Vector(5 downto 0) := (others => 'U');
                                                                                                                                                     : Std_Logic := 'U';
                                                                                                               signal sel_addr, sel_addri
```

```
port map ( I \Rightarrow vss, Z \Rightarrow tielow );
-- tielowninv: ni01d2
-- port map ( I =>
```

begin

reg1:

process(clk, sel\_addri)

## May 30 15:15

```
sel_addri <= next_icyl(5) or next_icyl(4) or next_icyl(3) or next_icyl(2) or next_icyl(1)
new_ppc_ins <= next_icyl(5) or next_icyl(4) or next_icyl(3) or next_icyl(2) or next_icyl(</pre>
                                                                                                                                                                                                                                                                                                                                                                                                                                                         rom_addr_sel:
PROCESS(new_opaddr, new_opaddr_1, no_opaddr, clk, sel_addr)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    rom_cyl_sel:
PROCESS(new_opcyl, new_opcyl_1, no_opcyl, clk, sel_addr)
            new_opaddr, new_opaddr_1, no_opaddr, next_iaddr, naddr,
new_opcyl, new_opcyl_1, no_opcyl, next_icyl, ncyl ,
sel_addr, sel_addri,
                                                                                                                                                                                                             rom_addr <= next_iaddr(8 downto 0) after delay;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  naddr + '1';
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     new_opcyl_1 <= ncyl - '1';
END PROCESS cycle_dec;</pre>
                                                                                                                                                                                                                                                           --compass compile_off
ELSIF (TO_X01(clk) = 'X') THEN
rom_addr <= "XXXXXXXXX";
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          next_iaddr <= new_opaddr_1;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 next_iaddr <= new_opaddr;
Elsif (sel_addr ='0') then
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            next_icyl <= new_opcyl;
Elsif (sel_addr = '0') then
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       next_icyl <= new_opcyl_1;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       next_iaddr <= no_opaddr;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  next_icyl <= no_opcyl;
                                                                                                                                                                                    If (rising_edge(clk)) THEN
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               END PROCESS rom_addr_sel;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          END PROCESS rom_cyl_sel;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                new_opaddr_1 <= n
END PROCESS iaddr_inc;</pre>
process(clk, next_iaddr,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                if (clk ='1') then
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      if (clk ='1') then
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   END PROCESS zerodet;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        PROCESS ( next_icyl)
                                                                                                                                                                                                                                                                                                                                               --compass compile_on
                                                                                                                                                                                                                                                                                                                                                                                                    END PROCESS reg1;
                                                                                                        icycle, icle_dec)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             PROCESS ( naddr)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  PROCESS ( ncyl)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        cycle_dec:
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      iaddr_inc:
                                                                                                                                                                                                                                                                                                                                                                             END IF;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           BEGIN
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          BEGIN
                                                                                                                                                             begin
```

reg3:

reg4:

2

new\_opaddr <= '000111000'; --- 2E/6/56--MHEN '00101100' => new\_opcyl <= '000110'; new\_opaddr <= '00011000'; ---- 30/6/63--

May 30 15:15

May 30 15:15

```
new_opcyl <= "000111";
new_opaddr <= "001010110";
---- 43/7/86---
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        WHEN "01001100" =>

new_opcyl <= "000111";

new_opaddr <= "001011110";

---- 4D/7/94---
                                                                                                                                              WHEN "01000100" =>
new_opcyl <= "000111";
new_opaddr <= "001010110";
                                                                                                                                                                                                                                                                                                                                                                                                                                                                      WHEN "01001001" =>
  new_opcyl <= "000111";
  new_opaddr <= "001011110";</pre>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                WHEN "01001111" =>
new_opcyl <= "000111";
new_opaddr <= "0010111110";
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              new_opaddr <= "001100110";
---- 52/5/102---
                                                                                                          new_opaddr <= "001010110";
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              new_opaddr <= "001011110";
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          new_opaddr <= "001011110";
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   new_opaddr <= "001100110";
                                                                                                                                                                                                                                                                      new_opaddr <= "001010110";
                                                                                                                                                                                                                                                                                                                               new_opcyl <= "000111";
new_opaddr <= "001010110";</pre>
                                                                                                                                                                                                                                                                                                                                                                                                                                  new_opaddr <= "001011110";
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        new_opaddr <= "001011110";
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        new_opaddr <= "001100110";
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        WHEN "01010010" =>
new_opcyl <= "000101";
new_opaddr <= "001100110";
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ---- 4A/7/94---
WHEN '01001010" =>
new_opcyl <= "000111";
                                                                                                                                                                                                                              WHEN "01000101" =>
new_opcyl <= "000111";
                                                                                                                                                                                                                                                                                                                                                                                        WHEN "01001000" =>
new_opcyl <= "000111";
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     new_opcyl <= "000111";
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  WHEN "01001101" =>
new_opcyl <= "000111";
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               new_opcyl <= "000101";
                                                                                     new_opcyl <= "000111";
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 new_opcyl <= "000101";
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              new_opcyl <= "000101";
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ---- 4B/7/94---
WHEN "01001011" =>
                                                                    WHEN "01000011" =>
                                                                                                                                                                                                                                                                                                            WHEN "01000111" =>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              WHEN "01010000" =>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              WHEN "01010001" =>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           WHEN "01010011" =>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        WHEN "01010100" =>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ---- 54/5/108---
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ---- 51/5/102---
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ---- 53/5/102---
                                                                                                                                                                                                                                                                                                                                                                                                                                                         ---- 49/7/94---
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ---- 4C/7/94---
                                                                                                                                                                                                                                                                                                                                                                           --- 48/1/94---
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 --- 4E/1/94---
```

WHEN "01010111" => new\_opcyl <= "000101"; new\_opaddr <= "001101100"; wHEN "01011011" => new\_opcyl <= "000110"; new\_opaddr <= "001110010"; WHEN \*01100000 => new\_opcyl <= \*000110\*; new\_opaddr <= \*010000001\*; ---- 61/6/129--wHEN \*01011101" =>
 new\_opcyl <= \*000111\*;
 new\_opaddr <= \*001111001";</pre> new\_opaddr <= "001101100"; WHEN '01011001" =>
 new\_opcyl <= '000110';
 new\_opaddr <= '001110010';
---- 5A/6/114--new\_opaddr <= "001111001"; 5F/7/121--new\_opaddr <= "001111001"; new\_opaddr <= "001110010"; new\_opaddr <= "001111001"; new\_opaddr <= "010001000"; new\_opaddr <= "001101100"; new\_opaddr <= "001110010"; new\_opaddr <= \*010000001"; new\_opaddr <= "010000001"; new\_opaddr <= "010000001" WHEN "01011000" => new\_opcyl <= "000110"; WHEN "01010101" => new\_opcyl <= "000101"; WHEN "01011010" => new\_opcyl <= "000110"; WHEN "010111100" => new\_opcyl <= "000111"; WHEN "010111110" => new\_opcyl <= "000111"; WHEN "010111111" => new\_opcyl <= "000111"; WHEN "01100001" => new\_opcyl <= "000110"; new\_opcyl <= "000110"; new\_opcyl <= "000110"; WHEN "01100011" => new\_opcyl <= "000110"; new\_opcyl <= "000101"; WHEN "01100010" => WHEN "01100100" => ---- 59/6-/114------ 58/6/114------- 5C/7/121------- 5D/7/121------- 63/6/129------- 65/6/136------- 57/5/108------- 64/6/136------- 5B/6/114---5E/7/121------- 60/6/129---

WHEN "01100101" =>

new\_opcyl <= "000110"; new\_opaddr <= "010001000";</pre>

WHEN "01100110" => new\_opcyl <= "000110"; new\_opaddr <= "010001000";

---- 67/6/136---

WHEN "01100111" => new\_opcyl <= '000110"; new\_opaddr <= "010001000";

WHEN "01101000" => new\_opcyl <= "000110"; new\_opaddr <= "010001111";

---- 68/6/143---

WHEN \*01101010" => new\_opcyl <= "000110"; new\_opaddr <= "010001111";

new\_opaddr <= "010001111"; new\_opcyl <= "000110";

WHEN "01101001" =>

--- 69/6/143---

new\_opaddr <= \*010010101";

---- 6D/6/149---

new\_opcyl <= "001011";

WHEN "01101100" =>

---- 6C/6/149---

new\_opaddr <= "010001111";

WHEN "01101011" => new\_opcyl <= "000110";

new\_opaddr <= "010010101";

---- 6E/6/149---

WHEN \*01101101\* => new\_opcyl <= \*001011\*;

wHEN "10100011" =>
 new\_opcyl <= "000110";
 new\_opaddr <= "010101010";</pre>

---- A4/6/177---

new\_opaddr <= "010110001"; WHEN "10100100" => new\_opcyl <= "000110"; ---- A5/6/177---

new\_opcyl <= "000110"; new\_opaddr <= "010110001"; WHEN \*10100101" => ---- A7/6/177---

WHEN '10100111' => new\_opcyl <= '000110'; new\_opaddr <= '010110001'; ---- A8/6/184--

new\_opaddr <= "010111000"; new\_opcyl <= "000110"; WHEN "10101000" =>

wHEN '10101001' =>
new\_opcyl <= '000110";
new\_opaddr <= '010111000";</pre> ---- A9/6/184---

---- AB/6/184---WHEN "10101011" => new\_opcyl <= "000110";

new\_opaddr <= "010111000"; ---- AC/6/191---

new\_opaddr <= "0101111111"; new\_opcyl <= "000110"; WHEN "10101100" =>

--- AD/6/191--WHEN '10101101 => new\_opcyl <= '00011011'; new\_opddr <= '010111111'; --- AF/6/191--

WHEN "101011111" => new\_opcyl <= "000110"; new\_opaddr <= "0101111111"; B8/8/198---

new\_opaddr <= "011000110"; WHEN "10111000" => new\_opcyl <= "001000";

new\_opaddr <= "011000110"; WHEN "10111001" => new\_opcyl <= "001000"; ---- B9/8/198--

WHEN "01110001" => new\_opcyl <= "001000"; new\_opaddr <= "010100001";

WHEN "1110010" => new\_opcyl <= "001000"; new\_opaddr <= "010100001";

---- 72/8/161---

new\_opaddr <= "010101010";

WHEN "10100001" =>

WHEN "10100000" => new\_opcyl <= "000110";

new\_opaddr <= "010100001";

---- A0/6/170---

new\_opcyl <= "001000";

WHEN "01110011" =>

new\_opaddr <= "010100001";

---- 71/8/161---

new\_opcyl <= "001000";

WHEN "01110000" =>

WHEN \*01101111" => new\_opcyl <= \*001011'; new\_opaddr <= \*010010101'; ---- 70/8/161---

new\_opaddr <= "010010101";

---- 6F/6/149---

WHEN "01101110" => new\_opcyl <= "001011";

new\_opaddr <= "011000110"; new\_opcyl <= "001000"; WHEN "10111011" => --- BB/8/198---

WHEN "10111100" => new\_opcyl <= "0011111"; new\_opaddr <= "011001111"; ---- BC/15/207---

new\_opaddr <= "011001111"; new\_opcyl <= "001111"; WHEN "101111101" =>

WHEN \*101111111 => ---- BF/15/207---

new\_opcyl <= \*001111"; new opaddr <= \*011001111"; ---- C0/7/223---

WHEN "11000000" => new\_opcyl <= "000111"; new\_opaddr <= "011011111";

---- C1/7/231---

WHEN "11000001" => new\_opcyl <= "000111"; new\_opaddr <= "0111001111";

WHEN "11000010" => new\_opcyl <= "000111"; new\_opaddr <= "0110111111";

end em\_ctlf;

--compass compile\_off

for em\_ctlf end for;

WHEN '11001001" => new\_opcyl <= '000110'; new\_opaddr <= '100010000'; ---- CA/8/279---

wHEN \*11001010\* =>
new\_opcyl <= "001000";
new\_opaddr <= "100010111";</pre>

---- CB/8/279---

WHEN "11001011" => new\_opcyl <= "001000"; new\_opaddr <= "100010111"; ---- CD/4/288---

WHEN "11001101" => new\_opcyl <= "000100"; new\_opaddr <= "100100000";

---- CE/8/293---

WHEN "11001110" => new\_opcyl <= "001000"; new\_opaddr <= "100100101"; CF/8/301---

new\_opcyl <= "001000"; new\_opaddr <= "100101101";</pre>

WHEN "11001111" =>

new\_opcyl <= "000000";

WHEN OTHERS =>

WHEN "11001000" => new\_opcyl <= "000110"; new\_opaddr <= "100001001"; ---- C9/6/272---

new\_opcyl <= "000111"; new\_opaddr <= "100000001";</pre>

---- C8/6/265---

WHEN "11000111" =>

---- C6/7/239---WHEN '11000110' => new\_opcyl <= '000111'; new\_opadr <= '011101111';

WHEN '11000100' => new\_opcyl <= '000111'; new\_opaddr <= '011101111'; ---- C5/9/247---

new\_opcyl <= "000111"; new\_opaddr <= "0111001111";</pre>

WHEN "11000011" =>

---- C3/7/231---

WHEN "11000101" => new\_opcyl <= "001001"; new\_opaddr <= "011110111";

configuration em\_ctlf\_CON of em\_ctlf is --compass compile\_on end em\_ctlf\_CON;

fmatdeco.vhd

May 30 14:06

alias Rxx : std\_logic\_vector(15 downto 0) is Rxx\_Register(15 downto 0); alias Rml : std\_logic\_vector(15 downto 0) is Rml\_Register(15 downto 0); alias Rm : std\_logic\_vector(15 downto 0) is Rm\_Register(15 downto 0); alias aa : std\_logic\_vector(3 downto 0) is inputdata(7 downto 4);
alias m : std\_logic\_vector(3 downto 0) is inputdata(3 downto 0); alias J : std\_logic\_vector(3 downto 0) is IWldata(15 downto 12);
alias x : std\_logic\_vector(3 downto 0) is IWldata(3 downto 0); signal rm\_register: std\_logic\_vector (15 downto 0);
signal rx\_register: std\_logic\_vector (15 downto 0);
signal rm\_register0: std\_logic\_vector (15 downto 0);
signal rm\_register0: std\_logic\_vector (15 downto 0);
signal rxx\_register0: std\_logic\_vector (15 downto 0);
signal prount: std\_logic\_vector (15 downto 0);
signal prount : std\_logic\_vector (15 downto 0);
signal prount: std\_logic\_vector (15 downto 0);
signal prount: std\_logic\_vector (15 downto 0);
signal iwl\_tmp8 : std\_logic\_vector (15 downto 0);
signal iwl\_tmpc (15 downto 0);
signal iwl\_tmpc (15 downto 0); rm\_register <= rm\_register0 after delay; --compass compile\_off ' constant delay : time := 0.8 ns; If (rising\_edge(clk)) THEN process(clk, rm\_register0, rml\_register ,
rxx\_register ,
rml\_register0 ,
rxx\_register0 , rm\_register data\_addr , iw1\_tmp8 ,
iw1\_tmpa ,
iw1\_tmpc ,
iw1\_tmpe , iw1\_addr , iw2\_addr , iw2d\_addr , pcount1, rm\_daddr aaddr , ra\_daddr ml , maddr , rmaddr , pcount , pcount() pcount2 raaddr y\_addr BEGIN

rm\_register <= "XXXXXXXXXXXXXXXXXX";
--compass compile\_on</pre>

END PROCESS reg1;

ELSIF (To\_X01(clk) = 'X') THEN

process(ayk\_dcyl, rm\_register, rm\_data)

rm\_register0 <= rm\_register ; when others =>

case ayk\_dcyl is

begin

when '0'

rm\_register0 <= rm\_data;

PROCESS (inputdata ayk\_dcyl,rm\_data,rm\_register, rml\_register, rxx\_register, ayk\_ycyl,ayk\_wlcyl, ayk\_w2cyl,ayk\_w2dcyl,ayk\_ecyl,aaddr,iwldata, rmaddr,sr114,maddr,reaaddr)

```
when "00010" =>
rm_daddr(2) <= '1';
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              when "00011" =>
rm_daddr(3) <= '1';
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           when "00101" =>
rm_daddr(5) <= '1';
                                                                                                                                                                                                                                                                                                                                                                                                                : ,0, =>
                                                                                                                                                                                                                                                                                                                                                                                                                                                           when "00001" =>
rm_daddr(1) <= '1';
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   when others => rm_daddr(2) <= '0';
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  when "00100" =>
rm_daddr(4) <= '1';
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ( ,0, =>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            when others => rm_daddr(5) <= '0';
                                                                                                                                                                                                                                                                                                                                                                                 rm_daddr(0) <= '1';
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        rm_daddr(1) <= '0';
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         rm_daddr(3) <= '0';
odd <= inputdata(0);
    m1 <= m + '1';
    case ayk_dcyl is
    when '1' =>
                                                                                                                                                                                                                                                                                                                       m_addr <= sr114 & maddr;
rmaddr <= sr114 & maddr;</pre>
                                                                                                                                                                                                                                                                                                                                                                     û
                                                                                                                                                                                                                                                                            maddr <= "0000" ;
                                                                                                                                                                                 maddr <= "0000";
                                                                                                                                                                                                                 case ayk_w2cyl is
                                                                                                                     case ayk_ycyl is
                                                                                                                                                                                                                                                                                                                                                                                                                rm_daddr(0)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  rm_daddr(4)
                                                                                           maddr <= "0000"
                                                                                                                                                                                                                                                                                                                                                                     when "00000"
                                                                                                                                                  maddr <= m1 ;
                                                                                                                                                                                                                                              maddr <= x ;
                                                                                                                                                                                                                                                                when others =>
                                                                                                                                                                                                                                                                                                                                                     case rmaddr is
                                                                                                                                                                                                                                                                                                                                                                                                   when others
                                                                                                                                                                                                                                                                                                                                                                                                                                            case rmaddr is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            when others
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     case rmaddr is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              case rmaddr is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             when others
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       end case;
case rmaddr is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   when others
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              case rmaddr is
                                                                            when others =>
                                                                                                                                                                    when others =>
                                                          maddr <= m ;
                                                                                                                                                                                                                                 î
                                                                                                                                      when '1' =>
                                                                                                                                                                                                                                                                                                                                                                                                                               end case;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        end case;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 end case;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                end case;
                                                                                                          end case;
                                                                                                                                                                                                 end case;
                                                                                                                                                                                                                                                                                           end case;
                                                                                                                                                                                                                               when '1'
```

rxx\_register <= rxx\_register0 after delay;

If (rising\_edge(clk)) THEN

process(clk, rxx\_register0)

begin reg3:

end process rmuxl;

END CASE

rxx\_register <= "XXXXXXXXXXXXXXXX";

--compass compile\_on

END PROCESS reg3;

rmux3: begin

ELSIF (To\_X01(clk) = 'X') THEN

--compass compile\_off

process(ayk\_w2cyl, rxx\_register, rm\_data)

rxx\_register0 <= rxx\_register ;

case ayk\_w2cyl is

when '0'

rxx\_register0 <= rm\_data ;
END CASE;</pre>

when others =>

end process rmux3;

reg2:

rml\_register <= rml\_register0 after delay;
--compass compile\_off
 ELSIF (To\_X01(clk) = 'X') THEN
 rml\_register <= "XXXXXXXXXXXXXXXX;;</pre>

--compass compile\_on

END PROCESS reg2;

END IF;

If (rising\_edge(clk)) THEN

process(clk, rml\_register0)

process(ayk\_ycyl, rml\_register, rm\_data)

rmux2:

rml\_register0 <= rml\_register ;

case ayk\_ycyl is

when '0'

rml\_register0 <= rm\_data ;

when others =>

end process rmux2;

Radd\_decoder:

end case;

case rmaddr is when "10100" => rm\_daddr(20) <= '1'; when "11000" => rm\_daddr(24) <= '1'; when "10001" => rm\_daddr(17) <= '1'; case rmaddr is
when "10010" =>
rm\_daddr(18) <= '1';</pre> when others => rm\_daddr(18) <= '0'; when others => rm\_daddr(21) <= '0'; case rmaddr is when "10111" => rm\_daddr(23) <= '1'; when others => rm\_daddr(23) <= '0'; when others => rm\_daddr(24) <= '0'; rm\_daddr(16) <= '0'; rm\_daddr(19) <= '1'; when others => rm\_daddr(19) <= '0'; when "10101" => rm\_daddr(21) <= '1'; rm\_daddr(22) <= '1'; rm\_daddr(22) <= '0'; rm\_daddr(17) <= '0'; rm\_daddr(20) <= '0'; when "11001" => rm\_daddr(25) <= '1' when others => rm\_daddr(25) <= '0' case rmaddr is when "11010" => rm\_daddr(26) <= '1' when others => rm\_daddr(26) <= '0' î when "10110" => when "10011" when others case rmaddr is case rmaddr is case rmaddr is case rmaddr is when others case rmaddr is when others case rmaddr is case rmaddr is end case; end case;

when "11011"

when others

fmatdeco.vhd

when \*01000\* =>
 ra\_daddr(8) <= '1';
when others =>
 ra\_daddr(8) <= '0';</pre> ra\_daddr(14) <= '0'; end case; case raaddr is
when "01010" =>
ra\_daddr(10) <= '1'; when others => ra\_daddr(12) <= '0'; case raaddr is
when \*00110\* =>
 ra\_daddr(6) <= '1';</pre> case raaddr is when "01001" => ra\_daddr(9) <= '1'; when others => ra\_daddr(6) <= '0'; when others => ra\_daddr(9) <= '0'; when "01101" => ra\_daddr(13) <= '1' when "01110" end case; case raaddr is when others case raaddr is case raaddr is case raaddr is when others case raaddr is case raaddr is end case; end case;

May 30 14:06

fmatdeco.vhd

when others => ra\_daddr(4) <= '0'; ra\_daddr(4) <= '1';

when "11100" => rm\_daddr(28) <= '1';

case rmaddr is

end case;

rm\_daddr(28) <= '0';

û

when others

rm\_daddr(27) <= '1'; when others => rm\_daddr(27) <= '0';

May 30 14:06

when others => rm\_daddr(29) <= '0';

end case;

when "11101" => rm\_daddr(29) <= '1';

case rmaddr is

end case;

case rmaddr is when "11110" => rm\_daddr(30) <= '1';

when others => rm\_daddr(30) <= '0';

when others => rm\_daddr(31) <= '0'; rm\_daddr(31) <= '1';

when "11111" =>

case rmaddr is

end case;

when "00111" => ra\_daddr(7) <= '1';

ra\_daddr(7) <= '0';

when others => ra\_daddr(10) <= '0';

when "00000" => ra\_daddr(0) <= '1';

a\_addr <= srll4 & aaddr; raaddr <= srll4 & aaddr; case raaddr is

aaddr <= "XXXX" ;

end case;

when others =>

aaddr <= aa ; when '1' =>

case ayk\_dcyl is

end case;

ra\_daddr(0) <= '0';

when others

when "00001" => ra\_daddr(1) <= '1'; when others => ra\_daddr(1) <= '0';

case raaddr is

end case;

when "00010" => ra\_daddr(2) <= '1'; when others => ra\_daddr(2) <= '0';

case raaddr is

end case;

case raaddr is
when "00011" =>
 ra\_daddr(3) <= '1';</pre>

end case;

ra\_daddr(3) <= '0';

when others

when "00100"

case raaddr is

end case;

when "01011" => ra\_daddr(11) <= '1'; when others => ra\_daddr(11) <= '0';

when "01100" => ra\_daddr(12) <= '1';

when others => ra\_daddr(13) <= '0'

ra\_daddr(14) <= '1';

case raaddr is

ra\_daddr(16) <= '1' ; when others => ra\_daddr(16) <= '0';

when "10000"

case raaddr is

end case;

when "10001" => ra\_daddr(17) <= '1';

case raaddr is

end case;

ra\_daddr(17) <= '0';

end case;

when others

May 30 14:06

when others => ra\_daddr(19) <= '0';

ra\_daddr(19) <= '1';

when "10011"

case raaddr is

end case;

ra\_daddr(18) <= '0';

when "10100" => ra\_daddr(20) <= '1';

case raaddr is

end case;

when others => ra\_daddr(20) <= '0';

case raaddr is

end case;

ra\_daddr(22) <= '1'; when others => ra\_daddr(22) <= '0';

when "10110"

case raaddr is

end case;

when "10111" => ra\_daddr(23) <= '1'; when others => ra\_daddr(23) <= '0';

case raaddr is

end case;

ra\_daddr(24) <= '1';

î

when "11000"

case raaddr is

end case;

when others => ra\_daddr(24) <= '0'

ra\_daddr(25) <= '1';

when "11001" =>

case raaddr is

end case;

pcount <= pcount0 after delay; --compass compile\_off
ELSIF (To\_X01(clk) = 'X') THEN
pcount <= "XXXXXXXXXXXXXXXXXXXXXX</pre> -- Begin decode for address format pcount1 <= pcount + '1';
pcount2 <= pcount + "10";</pre> case raaddr is when "11100" => ra\_daddr(28) <= '1'; when others => ra\_daddr(28) <= '0'; ra\_daddr(29) <= '0'; ra\_daddr(30) <= '1'; when others => ra\_daddr(30) <= '0'; ra\_daddr(31) <= '1'; when others => ra\_daddr(31) <= '0'; ra\_daddr(25) <= '0'; ra\_daddr(26) <= '1'; ra\_daddr(26) <= '0'; ra\_daddr(27) <= '1'; ra\_daddr(27) <= '0'; ra\_daddr(29) <= '1'; If (rising\_edge(clk)) THEN end process radd\_decoder; î case raaddr is when "11110" => ķ î when "11011" => Ŷ when "11111" process(clk, pcount0) --compass compile\_on when "11010" when "11101" end case; case raaddr is when others case raaddr is when others case raaddr is when others case raaddr is END PROCESS preg; process (pcount) end case; end case; end case; end case; END IF;

```
data_addr,iw2d_addr,iw1y,iw2ddata,rxx_register,rm_register,rm1_register,
                  iw1_addr,iw1_tmp8,iw1_tmpa,iw1_tmpc,iw1_tmpe,iw2y,pcount,rm_data)
                                                                                                                                                                                                                                                                                                                                                                                                                                                             iw1_tmp8 <= ydata;
iw1y <= "000000000000000";</pre>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      iw1_tmp8 <= ydata + rm;
iw1y <= "00000000000000";</pre>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     iw1_tmp8 <= "000000000000000000";
iw1y <= rm;</pre>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            iwl_tmpa <= ydata;
iwly <= "0000000000000000";</pre>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 iw1_tmpc <= ydata + rm;
iw1y <= "0000000000000000";</pre>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        iw1_tmpe <= ydata;
iw1y <= "000000000000000";</pre>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              iw1_tmpe <= ydata + rm;
iw1y <= "000000000000000";</pre>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 <= "00000000000000000";
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    iw1_tmpe <= "000000000000000000";
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             '*0000000000000000" =>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    iw1_tmpc <= "00000000000000000";
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       iw1_tmpa <= "00000000000000000";
                                                                                                                              pcount0 <= "XXXXXXXXXXXXXXXX ;
                                                                                                                                                                                                                                         pcount0 <= "XXXXXXXXXXXXXXXXX
                                                                                                                                                                                                                                                                                                                                               when others =>
pcount0 <= "XXXXXXXXXXXXXXXXXXX</pre>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 iw1_tmpa <= ydata + rm;
iw1y <= "0000000000
when others =>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               case sr2hb(5 downto 4) is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                case sr2hb(7 downto 6) is when "10" =>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    case sr2hb(3 downto 2) is when "10" =>
                                                                                                                                                                                                                                                                                                                                                                                                                         case sr2hb(1 downto 0) is
                                                      case sins is
when '1' =>
pcount0 <= pcount1;</pre>
                                                                                                                                                                                     when '1' =>
pcount0 <= pcount2;
                                                                                                                                                                                                                                                                                                                           pcount0 <= npcount;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         iwl_tmpc <= ydata;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                <= rm;
                                                                                                                when others =>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      when others
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       when others
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      when others
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              iwly <= when '11'
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               iwly <= when "11"
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          when "11"
                                                                                                                                                                                                                                                                                                                                                                                                                                         when "10"
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                when "11"
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    when '10"
                                                                                                                                                                                                                              when others
                                                                                                                                                                                                                                                                                                       when 'l'
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   iw1y
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      end case;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    end case;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               iwly
                                                                                                                                                    end case;
                                                                                                                                                                                                                                                                     end case;
                                                                                                                                                                                                                                                                                        case bins
                                                                                                                                                                      case dins
```

```
when '0000' => iw2y <= iw2data;
when '0001' => iw2y <= iw2data + Rxx;
when '0010' => iw2y <= iw2data + Rm;
when '0011' => iw2y <= iw2data + Rm;
when '0101' => iw2d_adat <= iw2data + Rm;
when '0101' => iw2d_adat <= iw2data + Rxx; -- indirect word addressing
when '0101' => iw2d_adat <= iw2data + Rxx; -- indirect word addressing
when '0110' => iw2d_adat <= iw2data + Rm; -- indirect word addressing
when '0110' => iw2d_adat <= iw2data + Rm; -- indirect word addressing
when others => iw2y <= "00000000000000000";
iw2d_adat <= "0000000000000000";
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        y_addr <= iwly or iw2y or iw2ddata;
when others =>
y_addr <= ydata + Rm_data;</pre>
                                                                                                                                                                                                                                                    iw1_addr <= "0000000000000000";
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               when others => data_addr <= "XXXXXXXXXXXXXXXXX;;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                <= XXXXXXXXXXXXXXXX =>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          data_addr <= "XXXXXXXXXXXXXXXX";
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         when others =>
data_addr <= "XXXXXXXXXXXXXXXXX";
                                                                                                                                                                                                                                                                                                   iw2_addr <= iw1_addr + '1';</pre>
                                                                                                                                                                  iw1_addr <= iw1_tmpc;
when "1110" =>
                                                                                 <= iw1_tmp8;
                                                                                                                            <= iwl_tmpa;
                                                                                                                                                                                                               iw1_addr <= iw1_tmpe;</pre>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               <= iw2d_addr;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   <= iw1_addr;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 <= iw2_addr;
                      y_addr <= pcount + '1';
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         <= y_addr;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   y_addr <= ydata;
when "1000" =>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       case ayk_w2dcyl is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  when '1' =>
data_addr <= iw1
when others =>
data_addr <= "XX</pre>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        case ayk_wlcyl is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          case ayk_w2cyl is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        end case;
                                                             when "1000" =>
iw1_addr <= i
when "1010" =>
                                                                                                                                                                                                                                      when others =>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              case ayk_ycyl is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          when others =>
                                                                                                                                                                                                                                                                                                                                                case J is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     when "0000" =>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      when '1' =>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   when '1' =>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               when '1' =>
                                                                                                                          iwl_addr
                                                                                                                                                  when "1100"
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    data_addr
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   data_addr
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     data_addr
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   end case;
                                            case m is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  case m is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          end case;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        end case;
end case;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  end case;
```

mem\_addr <= data\_addr or pcount;</pre>

END PROCESS mem\_addr\_decoder;
end fmatdeco;

--compass compile\_off

configuration fmatdeco\_CON of fmatdeco is for fmatdeco end for; end fmatdeco\_CON;

use COMPASS\_LIB.COMPASS.all;

library COMPASS\_LIB;

--compass compile\_off --compass compile\_on

ENTITY pecon IS

dins bins fpins orop andop

sins

xorop srlop

use IEEE.std\_logic\_1164.all; --USE std.std\_logic.ALL; --USE std.std.ttl.ALL;

library IEEE;

```
_double : std_logic ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       Miscellaneous
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   -- STACK/QUEUE
                                                                                                                                                                                                                                                                                                                           COMPARE
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               signal
signal
signal
signal
signal
                                                                                                                                                                                                                                                   LOGICAL
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             signal
signal
signal
                                                                                                                                                                                                                     signal
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     signal
signal
signal
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     signal
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               signal
signal
signal
 signal
               signal
signal
signal
                                                                      signal
signal
signal
                                                                                                                 signal
                                                                                                                               signal
signal
signal
signal
                                                                                                                                                                                                         signal
                                                                                                                                                                                                                                                                                signal
                                                                                                                                                                                                                                                                                                                                                        signal
                                                                                                                                                                                                                                                                                                                                                                                    signal
                                                                                                                                                                                                                                                                                                                                                                                                  signal
                                                                                                                                                                                                                                                                                                                                                                                                                 signal
                                                                                                                                                                                                                                                                                                                                                                                                                               signal
signal
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      signal
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       signal
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         signal
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  signal
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                signal
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          signal
                                                                                                                                                                                                                                                                  signal
                                                                                                                                                                                                                                                                                                signal
                                                                                                                                                                                                                                                                                                                                          signal
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  signal
                                                                                                                                                                                                                                                                                                                                                                       signal
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      signal
                                                                                                                                                                                                                                                                                                                              1
                                  -- do decoding and output the control for program counter.
                                                                                                                                                                                                                                                                                PORT (Inputdata : IN std_logic_vector(15 downto 10); m : IN std_logic_vector(3 downto 0); · opdeco_en : IN std_logic;
 decindex_store : std_logic ;
decindex_store_double : std_logic
                  -- This vhdl code readin 16 bit instruction input
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            store_mult_reg : std_logic;
word_load index : std_logic;
move_block : std_logic;
load : std_logic;
load_bit : std_logic;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      byte_load : std_logic ;
byte_load_index : std_logic ;
byte_store_index : std_logic ;
double_load_index : std_logic ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              store_address : std_logic ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  load_multiple : std_logic ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               load_mult_reg : std_logic ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 literal_load : std_logic ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              store_double : std_logic ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      .oad_double : std_logic ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     byte_store : std_logic ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       load_store : std_logic ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     load_mult : std_logic ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  jump_busy : std_logic ;
jump_input : std_logic ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            store_zero : std_logic
                                                                                                                                                                                                                                                                                                                         OUT std_logic;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        add : std_logic ;
add_byte : std_logic ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                             : OUT std_logic);
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  store : std_logic ;
                                                                                                                                                                                                                                                                                                                                                                                                                                               OUT std_logic;
                                                                                                                                                                                                                                       use Work.Emulator_datatype.all;
                                                                                                                                                                                              use COMPASS_LIB.COMPASS_ETC.ALL;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             signal jump_io : std_logic ;
-- ARITHMETIC
```

LOAD/STORE

signal signal

signal

-- SUPPORT CHANNEL

signal

signal signal

signal

May 30 16:53

2

pccon.vhd

algebraic\_right\_quadruple\_shift : std\_logic ; floating\_normalize : std\_logic ;
algebraic\_left\_quadruple\_shift : std\_logic ; float\_to\_single : std\_logic ;
float\_to\_double : std\_logic ;
fixed\_to\_float : std\_logic ;
fixed\_double\_to\_float : std\_logic ; literal\_ldouble\_shft : std\_logic ; executive\_return : std\_logic ;
count\_ones : std\_logic ; literal\_rdouble\_shft : std\_logic logical\_right\_shft : std\_logic ;
logical\_rdouble\_shft : std\_logic alg\_right\_shft : std\_logic;
alg\_rdouble\_shft : std\_logic;
cir\_left\_shft : std\_logic;
cir\_ldouble\_shft : std\_logic;
literal\_left\_shft : std\_logic; literal\_right\_shft : std\_logic ; queue\_put\_bottom : std\_logic ; multiply\_double : std\_logic;
divide : std\_logic;
divide\_double : std\_logic;
fpoint\_add : std\_logic;
fpoint\_divide : std\_logic; stack\_get\_top : std\_logic;
stack\_put\_top : std\_logic;
queue\_get\_top : std\_logic;
queue\_put\_top : std\_logic; alg\_ldouble\_shft : std\_logic fpoint\_subtract : std\_logic ;
literal\_add : std\_logic ;
literal\_double : std\_logic ;
sign\_ext\_double : std\_logic ; subtract : std\_logic ;
subtract\_byte : std\_logic ;
subtract\_double : std\_logic ; alg\_left\_shft : std\_logic ; bit\_comp : std\_logic; comp\_double : std\_logic; logical\_comp : std\_logic; masked\_comp : std\_logic; literal\_comp : std\_logic; float\_comp : std\_logic; fpoint\_mult : std\_logic ; byte\_comp : std\_logic ; multiply : std\_logic ; sign\_ext : std\_logic ; and\_op : std\_logic;
or\_op : std\_logic;
xor\_op : std\_logic; comp : std\_logic ;

4

bocon.vid

jump  signal jump: std_logic;  signal jump_bootstrap: std_logic;  signal jump_on_carry: std_logic;  signal jump_equal: std_logic;  signal jump_less: std_logic;  signal jump_less: std_logic;	signal jump_over_flow : std_logic; signal jump_over_flow : std_logic; signal jump_link_memory : std_logic; signal jump_link_register : std_logic; signal jump_negative : std_logic; signal jump_zero : std_logic; signal jump_zero : std_logic; signal zero : std_logic; signal nzero : std_logic; signal nzero : std_logic; signal nzero : std_logic; signal over : std_logic; signal carry : std_logic;	END pccon;  ARCHITECTURE behaviour OF pccon IScompass dp_gates;  BEGIN decoder operation PROCESS (Inputdata, m, opdeco_en, byte_load, m, byte_load, index, byte_load_index, byte_load_index, byte_load_index, literal_load_index, literal_load, literal_load, load, load_multiple,	load_multiple , load_mult_reg , store_mult_reg , word_load_index , move_block , load_index , load_bit , load_bit , load_bit , store , store , store , store_address , store_addres , store_index_store , decindex_store , decindex_store , jump_busy , jump_input , jump_input , jump_input , subtract_byte , subtract_byte , subtract_double , multiply , multiply , multiply , multiply ,	αινία ,
<pre>biased_fetch : std_logic; masked_substitute : std_logic; remote_execute : std_logic; set_bit : std_logic; zero_bit : std_logic; reverse_register : std_logic; scale_factor : std_logic;</pre>	<pre>disable_clock_int : std_logic; disable_crtc_register : std_logic; disable_monitor_clock : std_logic; enable_clock_int : std_logic; enable_clock_and_int : std_logic; enable_clock_and_int : std_logic; load_trc_lower : std_logic; load_clock : std_logic; load_clock : std_logic; reset_bit_timer : std_logic; diagnostic_jump : std_logic; </pre>	<pre>jump_stop_key: std_logic; jump_stop_key2: std_logic; jump_after_stop: std_logic; jump_after_stop: std_logic; load_addr_register: std_logic; load_physical_addr: std_logic; load_physical_location: std_logic; store_physical_location: std_logic; load_stl: std_logic; load_st2: std_logic; load_st2: std_logic; set_bit_indicator: std_logic; init_processor_int: std_logic; ipl_failed: std_logic;</pre>	H T T T T T T T T T T T T T T T T T T T	two_complement : std_logic ;
signal signal signal signal signal signal signal	CLOCK (executive mode) signal disab signal disab signal disab signal enabl signal load	signal		signal

pccon.vhd

May 30 16:53

divide\_double, point\_divide ,

fpoint\_add ,

fpoint\_mult ,
fpoint\_subtract ,
literal\_add ,
literal\_double ,
sign\_ext\_double ,

sign\_ext , and\_op , or\_op ,

```
fixed_point_square ,
fixed_point_double_sine_cosine ,
fixed_point_double_square_root ,
                                                                                                                                                                                                                                                                                                                                                                                                           fixed_point_double_natural_log ,
                                                                                                                                                                                                                                                                 store_sr2 ,
store_monitor_clock ,
fixed_point_double_arccosine ,
fixed_point_double_arcsine ,
                                                                                                                                                                                                                                                                                                                                                         fixed_point_double_exponent
                                                                                                                                                                                                                                                                                                                                                                           fixed_point_cross_product ,
                                                                                                                                                                                                                                                                                                                                       fixed_point_double_arctan ,
                                                                                                                                                                                                                                                                                                                                                                                            fixed_point_matrix_multiply
                                                                       load_physical_location ,
store_physical_location ,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       two_complement_double ,
                                                                                                                         load_sr2 ,
set_bit_indicator ,
init_processor_int ,
ipl_failed ,
jump_stop_key2 ,
jump_after_stop ,
load_addr_register ,
                                                                                                                                                                                                                                 store_clock_double ,
                                                        load_physical_addr ,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      jump_link_memory ,
jump_link_register
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        jump ,
jump_bootstrap ,
_ _ ^arry ,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                               decrease_ra_1 ,
decrease_ra_2 ,
increase_ra_1 ,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           two_complement ,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ump_geater_equal
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       one_complement ,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       jump_negative ,
jump_positive ,
jump_not_zero ,
jump_zero ,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       make_positive,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     jump_over_flow ,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 jump_not_equal ,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     jump_power_out ,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    make_negative ,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              jump_on_carry ,
jump_equal ,
                                                                                                                                                                                                              store_clock ,
                                                                                                                                                                                                                                                  store_sr1 ,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        round_off ,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ump_less ,
                                                                                                          load_sr1 ,
                                                                                                                                                                                             load_p ,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 nzero,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   carry,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               zero,
```

fixed\_to\_float , fixed\_double\_to\_float , floating\_normalize , algebraic\_left\_quadruple\_shift , algebraic\_right\_quadruple\_shift ,

logical\_rdouble\_shft, stack\_get\_top, stack\_put\_top, queue\_get\_top,

queue\_put\_bottom , float\_to\_single , float\_to\_double ,

queue\_put\_top ,

literal\_rdouble\_shft ,
logical\_right\_shft ,

literal\_ldouble\_shft ,

literal\_left\_shft ,

literal\_right\_shft ,

float\_comp ,
alg\_ldouble\_shft ,
alg\_left\_shft ,
alg\_right\_shft ,
alg\_rdouble\_shft ,
cir\_left\_shft ,
cir\_ldouble\_shft ,

comp ,
bit\_comp ,
comp\_double ,

xor\_op ,
byte\_comp ,

literal\_comp , logical\_comp , masked\_comp ,

variable op : bit\_vector(5 downto 0);

load\_enable\_monitor\_clock ,

reset\_bit\_timer , diagnostic\_jump ,

load\_clock ,

load\_rtc\_lower ,
load\_double\_and\_clock

enable\_clock\_int ,
enable\_clock\_and\_int , disable\_rtc\_register , disable\_monitor\_clock

disable\_clock\_int ,

reverse\_register ,

zero\_bit ,

scale\_factor ,

masked\_substitute,

biased\_fetch ,

count\_ones ,

remote\_execute ,

executive\_return ,

May 30 16:53

May 30 16:53

```
-- ARITHMETIC
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    case op is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                case op is
                                                                                                                                                                                                                                                                 case op is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   case op is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            case op is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         case op is
                                                                                                                                                                         case op is
                                                                                                                                                                                                                                                                                                                                                               case op is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           case op is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       case op is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      case op is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    case op is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     case op is
                                                                        case op is
                                                                                                                                                                                                                                                                                                                                                                                                                                                              case op is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         case op is
when op_byte_store_index(7 downto 2) => byte_store_index <= '1' ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              when op_double_load_index(7 downto 2) => double_load_index <= '1'
when OTHERS => double_load_index <= '0' ;
                                                                                                 when op_word_load_index(7 downto 2) => word_load_index <= '1';
when OTHERS => word_load_index <= '0' ;</pre>
                                                                                                                                                                                                                                                                                                                                                                                                                                     when op_byte_load_index(7 downto 2) => byte_load_index <= '1'
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  when op_store_mult_reg(7 downto 2) => store_mult_reg <= '1'; when OTHERS => store_mult_reg <= '0' ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   when op_load_mult_reg(7 downto 2) => load_mult_reg <= '1';
when OTHERS => load_mult_reg <= '0';</pre>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       when op_load_multiple(7 downto 2) => load_multiple <= '1';
when OTHERS => load_multiple <= '0'</pre>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        when op_literal_load(7 downto 2) => literal_load <= '1';
when OTHERS => literal_load <= '0' ;</pre>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   when op_load_double(7 downto 2) => load_double <= '1';
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             when op_move_block(7 downto 2) => move_block <= '1';
when OTHERS => move_block <= '0' ;
                                                                                                                                                                                                                                                                                            when op_byte_load(7 downto 2) => byte_load <= '1';
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      when op_load_bit(7 downto 2) => load_bit <= '1';
when OTHERS => load_bit <= '0' ;</pre>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          byte_store_index <= '0';
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     when OTHERS => byte_load_index <= '0'
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          when op_load(7 downto 2) => load <= 'l'
when OTHERS => load <= '0' ;
                                                                                                                                                                           op := to_bitvector(inputdata(15 downto 10));
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            when OTHERS => load_double <= '0'
                                                                                                                                                                                                                                                                                                                                           when OTHERS => byte_load <= '0'
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            when OTHERS =>
                                                                                                                                                                                                                          -- decode instruction set
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                end case;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     end case;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  end case ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              end case ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             end case ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        end case;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             end case;
                                                                                                                                                                                                                                                                                                                                                                                             end case ;
                                                                                                                                                                                                                                                                       -- LOAD/STORE
                                                                                                                                                  if opdeco_en = '1' then
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          case op is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      case op is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     case op is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              case op is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         case op is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        case op is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 case op is
                                                                                                                                                                                                                                                                                                                                                                                                                   case op is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      case op is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 case op is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             case op is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    case op is
                                                                                                                                                                                                                                                     case op is
```

```
when op_decindex_store_double(7 downto 2) => decindex_store_double <= '1'; when OTHERS => decindex_store_double <= '0';
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          when op_jump_link_register(7 downto 2) => jump_link_register <= '1';
when OTHERS => jump_link_register <= '0';</pre>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           when op_jump_link_memory(7 downto 2) => jump_link_memory <= '1';
when OTHERS => jump_link_memory <= '0';</pre>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         when op_decindex_store(7 downto 2) => decindex_store <= '1';
when OTHERS => decindex_store <= '0';</pre>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                when op_jump_positive(7 downto 2) => jump_positive <= '1';
when OTHERS => jump_positive <= '0' ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        when op_store_address(7 downto 2) => store_address <= '1';
when OTHERS => store_address <= '0';</pre>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  <= '1';
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    <= '1';
                                                                                                                                                                                                                                                                                                                                                                                               when op_store_double(7 downto 2) => store_double <= '1';
when OTHERS => store_double <= '0' ;</pre>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                when op_store_zero(7 downto 2) => store_zero <= '1';
when OTHERS => store_zero <= '0';
                                                                                                                                  when op_byte_store(7 downto 2) => byte_store <= '1'
when OTHERS => byte_store <= '0' ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            when op_jump_negative(7 downto 2) => jump_negative when OTHERS => jump_negative <= '0' ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              when op_jump_not_zero(7 downto 2) => jump_not_zero
when OTHERS =>jump_not_zero <= '0' ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  when op_jump_zero(7 downto 2) => jump_zero <= '1';
when op_load_mult(7 downto 2) => load_mult <= '1';
when OTHERS => load_mult <= '0';</pre>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               when op_jump_io(7 downto 2) => jump_io <= '1';
when OTHERS => jump_io <= '0' ;
                                                                                                                                                                                                                                                                    when op_store(7 downto 2) => store <= '1'
when OTHERS => store <= '0'
;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    when OTHERS => jump_zero <= '0'
                                                                                                                                                                                                                                                                                                                                        end case;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                       end case ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     end case;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       end case;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           end case;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      end case;
                                                                             end case;
                                                                                                                                                                                                            end case ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         end case;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    end case;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      end case;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      end case;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        end case;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      end case;
```

case op is

case

case op is

case op is

case op is

pccon.vhd

when op\_alg\_ldouble\_shft(7 downto 2) => alg\_ldouble\_shft <= '1';
when OTHERS => alg\_ldouble\_shft <= '0' ;</pre> when op\_sign\_ext\_double(7 downto 2) => sign\_ext\_double <= '1';
when OTHERS => sign\_ext\_double <= '0' ;</pre> when op\_alg\_right\_shft(7 downto 2) => alg\_right\_shft <= '1';
when OTHERS => alg\_right\_shft <= '0'</pre> when op\_alg\_left\_shft(7 downto 2) => alg\_left\_shft <= '1';
when OTHERS => alg\_left\_shft <= '0';</pre> when op\_logical\_comp(7 downto 2) => logical\_comp <= '1';
when OTHERS => logical\_comp <= '0';</pre> when op\_literal\_comp(7 downto 2) => literal\_comp <= '1';
when OTHERS => literal\_comp <= '0';</pre> when op\_masked\_comp(7 downto 2) => masked\_comp <= '1';
when OTHERS => masked\_comp <= '0';</pre> when op\_byte\_comp(7 downto 2) => byte\_comp <= '1'; when OTHERS => byte\_comp <= '0' when op\_comp\_double(7 downto 2) => comp\_double <= when OTHERS => comp\_double <= '0' ; when op\_bit\_comp(7 downto 2) => bit\_comp <= '1'; when op\_sign\_ext(7 downto 2) => sign\_ext <= '1'; when OTHERS => sign\_ext <= '0' ,1, when op\_comp(7 downto 2) => comp <= '1'; when OTHERS => comp <= '0' when op\_or(7 downto 2) => or\_op <= '1'; when OTHERS => or\_op <= '0' ; when op\_and(7 downto 2) => and\_op <= when OTHERS => and\_op <= '0' ; xor\_op when OTHERS => bit\_comp <= '0' when op\_xor{7 downto 2} => xo when OTHERS => xor\_op <= '0' end case ; end case ; end case; end case; end case; end case; end case; end case ; end case; end case; end case; end case; end case; -- COMPARE case op is -- LOGICAL case op is -- SHIFT 6 when op\_multiply\_double(7 downto 2) => multiply\_double <= '1';
when OTHERS => multiply\_double <= '0';</pre> when op\_subtract\_double(7 downto 2).=> subtract\_double <= '1'; when OTHERS => subtract\_double <= '0' ; when op\_fpoint\_subtract(7 downto 2) => fpoint\_subtract <= '1';
when OTHERS => fpoint\_subtract <= '0' ;</pre> when op\_literal\_double(7 downto 2) => literal\_double <= '1';
when OTHERS => literal\_double <= '0'</pre> when op\_subtract\_byte(7 downto 2) => subtract\_byte <= '1';
when OTHERS => subtract\_byte <= '0' ;</pre> when op\_divide\_double(7 downto 2) => divide\_double <= '1';
when OTHERS => divide\_double <= '0';</pre> when op\_fpoint\_divide(7 downto 2) => fpoint\_divide <= '1'; when OTHERS => fpoint\_divide <= '0' ; when op\_fpoint\_mult(7 downto 2) => fpoint\_mult <= '1';
when OTHERS => fpoint\_mult <= '0';</pre> when op\_literal\_add(7 downto 2) => literal\_add <= '1';
when OTHERS => literal\_add <= '0';</pre> when op\_add\_double(7 downto 2) => add\_double <= '1';
when OTHERS => add\_double <= '0' ;</pre> when op\_fpoint\_add(7 downto 2) => fpoint\_add <= '1'; when OTHERS => fpoint\_add <= '0' ; when op\_add\_byte(7 downto 2) => add\_byte <= '1'; when OTHERS => add\_byte <= '0' ; when op\_subtract(7 downto 2) => subtract <= '1';
when OTHERS => subtract <= '0' ;</pre> when op\_multiply(7 downto 2) => multiply <= '1';
when OTHERS => multiply <= '0';</pre> when op\_divide(7 downto 2) => divide <= '1'; when OTHERS => divide <= '0'; when op\_add(7 downto 2) => add <= '1'; when OTHERS => add <= '0' ; end case; op is

case op is

case op is

case op is

case op is

case

case op is

case op is

12

```
case op is
                                                                                                                                                                                                                                                                                                                         case op is
                                                                                                                                                                                                                                                                                                                                                                                                                                       case op is
                                                                                                                                                                                                              case op is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       case op is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                case op is
                                                                                                   case op is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     end case;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        case op is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              case op
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  when op_literal_ldouble_shft(7 downto 2) => literal_ldouble_shft <= '1';
when OTHERS => literal_ldouble_shft <= '0';</pre>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               when op_logical_rdouble_shft(7 downto 2) => logical_rdouble_shft <= '1';
when OTHERS =>logical_rdouble_shft <= '0'</pre>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        when op_literal_rdouble_shft(7 downto 2) => literal_rdouble_shft <= '1';
when OTHERS => literal_rdouble_shft <= '0' ;</pre>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           when op_literal_right_shft(7 downto 2) => literal_right_shft <= '1';
when OTHERS => literal_right_shft <= '0' ;</pre>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    when op_logical_right_shft(7 downto 2) => logical_right_shft <= '1';
when OTHERS => logical_right_shft <= '0' ;</pre>
                                                                                                                                                                                                                                                                                                                                                                                                       when op_literal_left_shft(7 downto 2) => literal_left_shft <= '1';
when OTHERS => literal_left_shft <= '0'</pre>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               when op_queue_put_bottom(7 downto 2) => queue_put_bottom <= '1';
when OTHERS => queue_put_bottom <= '0' ;</pre>
                                    when op_alg_rdouble_shft(7 downto 2) => alg_rdouble_shft <= '1';
when OTHERS => alg_rdouble_shft <= '0' ;</pre>
                                                                                                                                                                                                                                                                                          when op_cir_ldouble_shft(7 downto 2) => cir_ldouble_shft <= '1';
when OTHERS => cir_ldouble_shft <= '0' ;</pre>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   queue_get_top <= '1';</pre>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    => queue_put_top <= '1';
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                when op_stack_get_top(7 downto 2) => stack_get_top <= '1';
when OTHERS => stack_get_top <= '0' ;</pre>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              => stack_put_top <= '1';
                                                                                                                                                    when op_cir_left_shft(7 downto 2) => cir_left_shft <= '1';
when OTHERS => cir_left_shft <= '0' ;</pre>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      when op_queue_get_top(7 downto 2) =>
when OTHERS => queue_get_top <= '0'
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           when op_stack_put_top(7 downto 2) = when OTHERS => stack_put_top <= '0'
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              when OTHERS => queue_put_top <= '0'
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               when op_queue_put_top(7 downto 2)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       end case ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                end case ;
                                                                                                        end case ;
                                                                                                                                                                                                                   end case;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                      end case;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 end case;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       end case;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  end case;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     end case;
end case;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            end case;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            end case;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              -- STACK and QUEUE
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               -- MISCELLANEOUS
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 case op is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            case op is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               case op is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          case op is
                                                                                                                               op is
                                                                                                                                                                                                                                                                                                                                                                                  case op is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 case op is
                    case op is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                case op is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         case op is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              case op is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         case op is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            case op is
                                                                                                                                                                                                                                                                       case op is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              op is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              case
```

May 30 16:53 pccon.vhd

when op\_biased\_fetch(7 downto 2) => biased\_fetch <= '1';
when OTHERS => biased\_fetch <= '0' ;
end case ;</pre>

case op is
 when op\_masked\_substitute(7 downto 2) => masked\_substitute <= '1';
 when OTHERS => masked\_substitute <= '0'
 iend case;
 case op is
 when op\_remote\_execute (7 downto 2) => remote\_execute <= '1';
 when OTHERS => remote\_execute <= '0'
 in the op\_set\_bit(7 downto 2) => set\_bit <= '1';
 when OTHERS => set\_bit <= '0'
 in the op\_set\_bit(7 downto 2) => set\_bit <= '1';
 when OTHERS => set\_bit (7 downto 2) => zero\_bit <= '1';
 when OTHERS => zero\_bit (7 downto 2) => load\_addr\_register <= '1';
 when OTHERS => load\_addr\_register (7 downto 2) => load\_addr\_register <= '1';
 when OTHERS => load\_addr\_register <= '0'
 in the op\_load\_bysical\_addr <= '0'
 in the op\_load\_physical\_location(7 downto 2) => load\_physical\_location <= '1';
 when OTHERS => load\_physical\_location(7 downto 2) => store\_physical\_location <= '0'
 in the op\_store\_physical\_location(7 downto 2) => store\_physical\_location <= '0'
 in the op\_store\_physical\_location(7 downto 2) => store\_physical\_location <= '0'
 in the op\_store\_physical\_location <= '0'
 in th

case op 1s

when op\_store\_physical\_location(7 downto 2) => store\_physical\_lo
end case;

end case;

case op is

'if op = op\_load\_store(7 downto 2) =>
when op\_load\_store(7 downto 2) =>
when op\_load\_store(7 downto 2) =>
end case is

when others => load\_p <= '1'; --4

when others => load\_p <= '0';
end case;

case op is

case op is

when others => load\_p <= '0' ;
end case ;

case op is
when op\_load\_store(7 downto 2) =>
when op\_load\_store(7 downto 2) =>
when others => store\_clock <= '1'; --3
when others => store\_clock <= '0' ;
end case ;
when others => store\_clock <= '0' ;

e op is when op\_load\_store(7 downto 2) => case m is when "1101" => store\_clock\_double <= '1'; --D</pre> 14

May 30 16:53

May 30 16:53

```
when '1001" => disable_rtc_register <= '1'; --9
when others => disable_rtc_register <= '0';
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   when "1111" => disable_clock_int <= '1'; --F
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        when '0000" => executive_return <= '1'; --0 when others => executive_return <= '0';
                             end case ;
when others => store_clock_double <= '0';
end case ;</pre>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             when others => disable_clock_int <= '0';
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             when others => disable_clock_int <= '0';
when others => store_clock_double <= '0'
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        end case ;
when others => executive_return <= '0' ;
                                                                                                                                                                                                                                                                                                                                                                                            when "0010" => store_sr2 <= '1'; --2 when others => store_sr2 <= '0';
                                                                                                                                                                                                  when "0001" => store_sr1 <= '1'; --1
when others => store_sr1 <= '0';
                                                                                                                                                                                                                                                                                                                                                                                                                                            end case ;
when others => store_sr2 <= '0' ;
end case ;</pre>
                                                                                                                                                                                                                                              end case ;
when others => store_sr1 <= '0';</pre>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      when op_load_store(7 downto 2) =>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    when op_load_store(7 downto 2) =>
                                                                                                                                                                                                                                                                                                                                              when op_load_store(7 downto 2) =>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            when op_load_store(7 downto 2) =>
                                                                                                                                                  when op_load_store(7 downto 2) =>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        end case ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      end case;
                                                                                                                                                                                                                                                                                                  end case;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          end case;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        end case;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             case m is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 case m is
                                                                                                                                                                                                                                                                                                                                                                            case m is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     case m is
                                                                                                                                                                                case m is
                                                                                                                                                                                                                                                                                                                         case op is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               case op is
                                                                                                                                  case op is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     case op is
```

when "1011" => disable\_monitor\_clock <= '1'; --B when others =>disable\_monitor\_clock <= '0'; when others => disable\_rtc\_register <= '0'; when "1110" => enable\_clock\_int <= '1'; --E when others =>enable\_clock\_int <= '0'; when others =>disable\_monitor\_clock <= '0'; when others =>enable\_clock\_int <= '0'; when op\_load\_store(7 downto 2) => when op\_load\_store(7 downto 2) => end case; end case; end case; case m is case m is case op is case ob is

when "0100" => store\_monitor\_clock <= '1'; --4

if op = op\_store\_monitor\_clock(7 downto 2) then

when others => load\_sr2 <= '0';

end if; end case;

when op\_store\_monitor\_clock(7 downto 2) =>

case m is

when others => store\_monitor\_clock <= '0';

when others => store\_monitor\_clock <= '0';

when "0010" => count\_ones <= '1'; --2

case op is
when op\_store\_monitor\_clock(7 downto 2) =>

case m is

when op\_load\_store(7 downto 2) =>

case op is

end case; end case;

when \*1010\* => load\_enable\_monitor\_clock <= '1'; --A when others => load\_enable\_monitor\_clock <= '0'; when others => load\_enable\_monitor\_clock <= '0'; when \*1100\* => load\_double\_and\_clock <= '1'; --C
when others => load\_double\_and\_clock <= '0';</pre> when '1000' => enable\_clock\_and\_int <= '1'; --8
when others => enable\_clock\_and\_int <= '0' ;</pre> when others => enable\_clock\_and\_int <= '0'; when others => load\_double\_and\_clock <= '0'; when "0111" => load\_rtc\_lower <= '1'; --7
when others => load\_rtc\_lower <= '0';</pre> when others => load\_rtc\_lower <= '0';
end case ;</pre> when "0110" => load\_sr2 <= '1'; --6 when others => load\_sr2 <= '0'; when "0101" => load\_sr1 <= 'l'; --5 when others => load\_sr1 <= '0'; end case ;
when others => load\_sr1 <= '0' ;</pre> when op\_load\_store(7 downto 2) => end case; end case; end case; end case; end case; case m is case m is case m is case op is case op is case op is case op is

```
when "0001" => reverse_register <= '1'; --1 when others => reverse_register <= '0';
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     when "0111" => jump_bootstrap <= '1'; -- 7 when others => jump_bootstrap <= '0' ;
                                                                                                                                                                                                              when others => reverse_register <= '0';
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               when "0101" => jump_on_carry <= '1'; --5 when others => jump_on_carry <= '0';
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 <= '1'; --6
<= '0';
                                                                                                                                                                                                                                                                                                                      when "0011" => scale_factor <= '1'; --3 when others => scale_factor <= '0';
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       when others => jump_bootstrap <= '0';
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       when "1100" => jump_busy <= '1'; -- C when others => jump_busy <= '0';
                                                                                                                                                                                                                                                                                                                                                                                         when others => scale_factor <= '0';
when others => count_ones <= '0';
                                          when others => count_ones <= '0'
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    when others => jump_busy <= '0';
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                when "1000" => jump <= '1'; -- 8
when others => jump <= '0';
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 when others => jump <= '0';
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             when "0110" => load_clock
when others => load_clock
                                                                                                                                                                                                                                                                             when op_store_monitor_clock(7 downto 2) => case m is
                                                                                                                                                                                                                                                                                                                                                                                                                                                  when op_store_monitor_clock(7 downto 2) =>
                                                                                                      when op_store_monitor_clock(7 downto 2) => case m is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     when others => load_clock <= '0';
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     if op = op_jump(7 downto 2) then
                                                                                                                                                                                                                                                                                                                                                                                                               end case;
                                                                 end case ;
                                                                                                                                                                                                                                        end case;
                                                                                                                                                                                               end case;
                                                                                                                                                                                                                                                                                                                                                                         end case;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               when op_jump(7 downto 2) =>
                          end case ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            when op_jump(7 downto 2) =>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     when op_jump(7 downto 2) =>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    when op_jump(7 downto 2) =>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          -- SUPPORT CHANNEL / JUMP
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 end case;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 end case;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        end case;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                end case;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      end case;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      end case;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             end case;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                case a is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    end if;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      case a is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             end case;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      case op is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            case op is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            case op is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     case op is
                                                                                                                                                                                                                                                                                                                                                                                                                                      case op is
                                                                                         case op is
                                                                                                                                                                                                                                                                 case op is
```

May 30 16.53

```
when "0010" => jump_geater_equal <= '1'; --2
when others => jump_geater_equal <= '0' ;</pre>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     when "1011" => jump_stop_key2 <= '1'; --B when others => jump_stop_key2 <= '0';
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      when "0001" => jump_not_equal <= '1'; --1 when others =>jump_not_equal <= '0' ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        when "0100" => jump_over_flow <= '1'; --4
when others => jump_over_flow <= '0';
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         when "0110" => jump_power_out <= '1'; --6
when others => jump_power_out <= '0';
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       when "1010" => jump_stop_key <= '1'; --A when others => jump_stop_key <= '0';
                                                                                                                                                                                                                                                                                                                                                          when others => jump_geater_equal <= '0';
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        when others =>jump_not_equal <= '0';
when others => jump_on_carry <= '0';
                                                                                                            when "0000" => jump_equal <= '1'; --0
when others => jump_equal <= '0';
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            when others => jump_over_flow <= '0';
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         when others => jump_stop_key <= '0';
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             when others => jump_power_out <= '0'
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            when others => jump_less <= '0' ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                          when "0011" => jump_less <= '1';
when others => jump_less <= '0'
                                                                                                                                                                              when others => jump_equal <= '0';
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            when op_jump(7 downto 2) =>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            when op_jump(7 downto 2) =>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 when op_jump(7 downto 2) =>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        when op_jump(7 downto 2) =>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            when op_jump(7 downto 2) =>
                                                                                                                                                                                                                                                  when op_jump(7 downto 2) =>
                                                                                                                                                                                                                                                                                                                                                                                                                              when op_jump(7 downto 2) =>
                                                                   when op_jump(7 downto 2) =>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      end case ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    end case ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     end case;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      end case;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      end case;
                                                                                                                                                                                                         end case;
                                                                                                                                                                                                                                                                                                                                                                                     end case;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         end case;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          end case;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        end case;
                         end case;
                                                                                                                                                                                                                                                                                                                                           end case;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         end case;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           end case;
                                                                                                                                                           end case;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          case a is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          case a is
                                                                                               case a is
                                                                                                                                                                                                                                                                             case a is
                                                                                                                                                                                                                                                                                                                                                                                                                                                           case a is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       case a is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        case a is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             case op is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             case op is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             case op is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              case op is
                                              case op is
                                                                                                                                                                                                                              case op is
                                                                                                                                                                                                                                                                                                                                                                                                               case op is
```

pccon.vhd

May 30 16:53

when others => jump\_stop\_key2 <= '0' ;

when "1001" => jump\_after\_stop <= '1'; --9 when others => jump\_after\_stop <= '0';

when op\_jump(7 downto 2) =>

case op is

case a is

end case;

when others => jump\_after\_stop <= '0';

end case; end if;

end case;

when "1011" => decrease\_ra\_2 <= '1'; --B when others => decrease\_ra\_2 <= '0' ;

when op\_jump\_input(7 downto 2) =>

case op is

case m is

end case;

end case;

when others => decrease\_ra\_2 <= '0';

end case;

when "1001" => decrease\_ra\_1 <= '1'; --9

when op\_jump\_input(7 downto 2) =>

case op is

case m is

end case;

when others => decrease\_ra\_1 <= '0';

when others => decrease\_ra\_1 <= '0';

when "0111" => jump\_input <= '1'; --7 when others =>jump\_input <= '0' ;

if op = op\_jump\_input(7 downto 2) then

when op\_jump\_input(7 downto 2) =>

case op is

case m is

end case ;
when others =>jump\_input <= '0' ;</pre>

when "1000" => increase\_ra\_1 <= '1'; --8 when others => increase\_ra\_1 <= '0';

when op\_jump\_input(7 downto 2) => end case;

case op is

case m is

when others => increase\_ra\_1 <= '0';

when "0001" => make\_negative <= '1'; --1 when others => make\_negative <= '0';

when op\_jump\_input(7 downto 2) =>

case op is

case m is

end case;

end case;

end case ;
when others => make\_negative <= '0';

case op is

when "0110" => one\_complement <= '1'; --6 when others => one\_complement <= '0';

when op\_jump\_input(7 downto 2) =>

case op is

case m is

end case;

end case ;
when others => one\_complement <= '0' ;</pre>

end case;

case op is

1

pccon.vhd

```
when '1111' => algebraic_right_quadruple_shift <= '1'; --F when others =>algebraic_right_quadruple_shift <= '0' ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   <= '1';
<= '0';
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         <= '1';
<= '0';
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          <= '1';
<= '0';</pre>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    <= '1';
<= '0';
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         : ,0, =>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   : ,0, =>
                                                                                                                                                                                                                                                                                                                                                                                                                                                   : ,0, =>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 : ,0, =>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             : ,0, =>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            <= '1';
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               : ,0, =>
                                                                                                                                                                                                                                                                                                                                                                                                                              <= '1';
                      when others => algebraic_left_quadruple_shift <= '0'
                                                                                                                                                                                                                                                                                                                                                                                                                              when "0011" => fixed_point_double_arccosine
when others => fixed_point_double_arccosine
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            when '0001" => fixed_point_double_exponent when others => fixed_point_double_exponent
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      when "1001" => fixed_point_matrix_multiply when others => fixed_point_matrix_multiply
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     when others => fixed_point_double_arccosine
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          when "0010" => fixed_point_double_arcsine
when others => fixed_point_double_arcsine
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     when others => fixed_point_double_exponent
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               when others => fixed_point_matrix_multiply
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       when "0100" => fixed_point_double_arctan
when others => fixed_point_double_arctan
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           when others => fixed_point_cross_product
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   when others => fixed_point_double_arcsine
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   when "0111" => fixed_point_cross_product
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            when others => fixed_point_cross_product
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           when others => fixed_point_double_arctan
                                                                                                                                                                                                                                       when others =>algebraic_right_quadruple_shift <= '0'
                                                                                                                                                                                                                                                                                                                                                        when op_fixed_point(7 downto 2) =>
- if op = op_fixed_point(7 downto 2) then
case m is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               when op_fixed_point(7 downto 2) =>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         when op_fixed_point(7 downto 2) =>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               when op_fixed_point(7 downto 2) =>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       when op_fixed_point(7 downto 2) =>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        when op_fixed_point(7 downto 2) =>
                                                                                          when op_floating_comp(7 downto 2)
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                end case;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    end case;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            end case;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              end case;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        end case;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        end case;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       end case;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    end case;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                end case;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          end case;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          end case;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  case m is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        case m is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    case m is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        case m is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 case m is
                                               end case;
end case;
                                                                                                                        case m is
                                                                                                                                                                                                                                                                                         end if;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             case op is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     case op is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              case op is
                                                                                                                                                                                                                                                                                                                                        case op is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         case op is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     case op is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 case op is
                                                                                                                                                                                                                                                                  end case;
                                                                        case op is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          when "1110" => algebraic_left_quadruple_shift <= '1'; --E when others => algebraic_left_quadruple_shift <= '0' ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      when "1100" => fixed_double_to_float <= '1'; --C
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           when others => fixed_double_to_float <= '0';
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              when "1011" => floating_normalize <= '1'; --B
when others => floating_normalize <= '0';</pre>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                when "1010" => float_to_single <= 'l'; --A when others =>float_to_single <= '0' ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              when "1101" => float_to_double <= '1'; --D
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          when "1001" => fixed_to_float <= '1'; --9 when others => fixed_to_float <= '0';
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    when others => floating_normalize <= '0';
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   when others =>float_to_double <= '0';
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          when others => fixed_double_to_float <= '0'
                                                 when "1100" => ipl_failed <= '1'; --C when others => ipl_failed <= '0';
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 when others => fixed_to_float <= '0';
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           when others =>float_to_single <= '0' ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  when others =>float_to_double <= '0'
                                                                                                                                                                                                                                                                                                                                                                 when others =>float_comp <= '0' ;
                                                                                                                                                                                                                                                                                                                                          when "1000" => float_comp <= '1';
                                                                                                                                                                                                                                             if op = op_floating_comp(7 downto 2) then
                                                                                                                                                                                                                                                                                                                                                                                                                 when others =>float_comp <= '0' ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     case op is
when op_floating_comp(7 downto 2) =>
                                                                                                                     when others => ipl_failed <= '0';
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     when op_floating_comp(7 downto 2) =>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           when op_floating_comp(7 downto 2) =>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 when op_floating_comp(7 downto 2) =>
                                                                                                                                                                                                                                                                                         when op_floating_comp(7 downto 2) =>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 when op_floating_comp(7 downto 2) =>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          when op_floating_comp(7 downto 2) =>
    when op_jump_input(7 downto 2) =>
                                                                                                     end case;
                                 case m is
                                                                                                                                                                                                                                                                                                                                                                                                                                            end case;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      end case;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                end case;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            end case;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      end case;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        end case;
                                                                                                                                                                                                                                                                                                                                                                                            end case;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            end case;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      end case;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                end case;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        case m is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                case m is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                case m is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          case m is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            case m is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   case m is
                                                                                                                                                                                                                                                                                                                      case m is
                                                                                                                                                     case;
end if;
                                                                                                                                                   end case
                                                                                                                                                                                                                                                                      case op is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            case op is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        case op is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         case op is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                   case op is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            case op is
```

pccon.vhd

May 30 16:53

```
when others => fixed_point_double_square_root <= '0';
                                                                                                                                                                                                                                                                                                                                                                                                                                                                         end case ;
when others => fixed_point_double_sine_cosine <= '0';</pre>
                                                                                                                                                                                                                                                                                                                                                                                                                      when *0000* => fixed_point_double_sine_cosine <= '1'; when others => fixed_point_double_sine_cosine <= '0';
                                            when '0110' => fixed_point_double_natural_log <= '1';
when others =>fixed_point_double_natural_log <= '0' ;</pre>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           <= '1';
                                                                                                                when others =>fixed_point_double_natural_log <= '0';
                                                                                                                                                                                                                               <= '1';
                                                                                                                                                                                                                                                       :,0, =>
                                                                                                                                                                                                                                                                                                     (,0,=>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              when "0101" => fixed_point_double_square_root
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     when others => fixed_point_double_square_root <= '0';
                                                                                                                                                                                                                                                           fixed_point_sum_square
                                                                                                                                                                                                                                                                                                        when others => fixed_point_sum_square
                                                                                                                                                                                                                    when '1000' => fixed_point_sum_square
when others => fixed_point sum srmar
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           sins <= byte_load or byte_load_index or byte_store_index or
literal_load or load or load_bit or byte_store or
store or store_address or store_zero or decindex_store or</pre>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               -- ********* Done decode for instruction code **********
                                                                                                                                                                                     when op_fixed_point(7 downto 2) =>
                                                                                                                                                                                                                                                                                                                                                                          when op_fixed_point(7 downto 2) =>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 when op_fixed_point(7 downto 2) =>
when op_fixed_point(7 downto 2) =>
                                                                                                                                                                                                                                                                                                                                  end case;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     end case;
                                                                                                                                           end case;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                end case;
                                                                                               end case;
                                                                                                                                                                                                                                                                                    end case;
                                                                                                                                                                                                                 case m is
                                                                                                                                                                                                                                                                                                                                                                                                         case m is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            case m is
                          case m is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    fpoint_subtract or
literal_add or
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             subtract_byte or
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          fpoint_divide or
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         load_store or add or
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          alg_left_shft or
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   end if ; -- opdeco_en = '1'
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    logical_comp or
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                literal_comp or
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                fpoint_mult or
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            masked_comp or
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      float_comp or
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               fpoint_add or
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 byte_comp or
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     multiply or
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                bit_comp or
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       subtract or
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               add_byte or
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     sign_ext or
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              divide or
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           and_op or
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         xor_op or
                                                                                                                                                                   case op is
                                                                                                                                                                                                                                                                                                                                                        case op is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              case op is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   or_op or
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       comp or
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               end case;
```

May 30 16:53

literal\_left\_shft or alg\_right\_shft or cir\_left\_shft or

literal\_right\_shft or logical\_right\_shft or

stack\_get\_top or stack\_put\_top or queue\_get\_top or

queue\_put\_top or

queue\_put\_bottom or

fixed\_double\_to\_float or float\_to\_single or float\_to\_double or fixed\_to\_float or

floating\_normalize or algebraic\_left\_quadruple\_shift or algebraic\_right\_quadruple\_shift or executive\_return or biased\_fetch or count\_ones or

masked\_substitute or remote\_execute or zero\_bit or set\_bit or

disable\_clock\_int or reverse\_register or scale\_factor or

disable\_monitor\_clock or disable\_rtc\_register or enable\_clock\_and\_int or enable\_clock\_int or

load\_enable\_monitor\_clock load\_double\_and\_clock or load\_clock or reset\_bit\_timer or diagnostic\_jump or load\_rtc\_lower or

ö

load\_physical\_location or load\_addr\_register or load\_physical\_addr or

store\_physical\_location or set\_bit\_indicator or load\_srl or load\_sr2 or

init\_processor\_int or ipl\_failed or store\_clock or store\_srl or load\_p or

fixed\_point\_matrix\_multiply or fixed\_point\_cross\_product or fixed\_point\_sum\_square or store\_monitor\_clock or decrease\_ra\_1 or decrease\_ra\_2 or store\_sr2 or

one\_complement or increase\_ra\_1 or make\_negative or make positive or

two\_complement ;

dins <= double\_load\_index or load\_double or load\_multiple or

May 30 16:53

```
bins <= jump or jump_bootstrap or
jump_power_out or jump_link_memory or jump_link_register or
jump_stop_key or jump_stop_key2 or jump_after_stop;
load_mult_reg or store_mult_reg or word_load_index or move_block or load_mult or store_double or
                                                                                                                                                                                                                                                                                                                                                                                                              fixed_point_double_exponent or
fixed_point_double_natural_log or
fixed_point_double_sine_cosine or
fixed_point_double_square_root or
two_complement_double;
                                                                                                                                                                                                                                                                                                                                                        fixed_point_double_arccosine or
                                                                                                                                                                                                                                                                                                                                                                            fixed_point_double_arcsine or
                                                                                                                                                                                                                                                                                                                                                                                                 fixed_point_double_arctan or
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               load_mult or
load_addr_register or
load_physical_addr or
load_physical_location;
                                                                                                                                                                                                                          alg_double_shft or
cir_ldouble_shft or
literal_ldouble_shft or
literal_rdouble_shft or
logical_rdouble_shft or
store_clock_double or
                                          decindex_store_double or
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      selmr <= byte_load or
byte_load_index or
byte_store_index or
double_load_index or
literal_load or
load_multiple or
load_mult.reg or
                                                                                                                                                                                                         alg_ldouble_shft or
                                                             add_double or
subtract_double or
multiply_double or
divide_double or
                                                                                                                                                                  sign_ext_double or
                                                                                                                                               literal_double or
                                                                                                                                                                                         comp_double or
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               fpoint_divide or
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     fpoint_subtract;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            load_double or
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    fpoint_mult or
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         fpoint_add or
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       load_bit or
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            orop <= or_op;
xorop <= xor_op;
END PROCESS;
END behaviour;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           andop. <= and_op;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       load or
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   <= load_srl;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      <= load_sr2;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           u
V
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   srlop
sr2op
fpins
```

library IEEE;

romdeco.vhd

May 29 13:36

2

BEGIN

May 29 13:36

```
when "000101111" => b47 := '1';
when OTHERS => b47 := '0';
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      case rominput is
when "000101100" => b44 := '1';
when OTHERS => b44 := '0';
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      case rominput is
when "000101101" => b45 := '1';
when OTHERS => b45 := '0';
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               when "000101110" => b46 := '1';
when OTHERS => b46 := '0';
                                                      when "000100001" => b33 := '1';
when OTHERS => b33 := '0';
                                                                                                                                                                                                                        when "000100011" => b35 := '1';
when OTHERS => b35 := '0';
                                                                                                                                                                                                                                                                                                              when "000100100" => b36 := '1';
when OTHERS => b36 := '0';
                                                                                                                                                                                                                                                                                                                                                                                          when "000100101" => b37 := '1';
when OTHERS => b37 := '0';
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               when "000100111" => b39 := '1';
when OTHERS => b39 := '0';
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           when "000101010" => b42 := '1';
when OTHERS => b42 := '0';
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         when "000101011" => b43 := '1';
when OTHERS => b43 := '0';
                                                                                                                                             when "000100010" => b34 := '1';
                                                                                                                                                                                                                                                                                                                                                                                                                                                                               when "000100110" => b38 := '1';
when OTHERS => b38 := '0';
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      when "000101000" => b40 := '1';
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          when "000101001" => b41 := '1';
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                when OTHERS \Rightarrow b41 := '0';
                                                                                                                                                               when OTHERS => b34 := '0';
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           when OTHERS => b40 := '0';
when OTHERS => b32 := '0';
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           end case; -- 39 case
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     case rominput is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           case rominput is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             case rominput is
                                                                                                                                                                                                                                                                                                                                                                                                                                                         case rominput is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    case rominput is
                                                                                                                         case rominput is
                                                                                                                                                                                                                                                                                          case rominput is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            case rominput is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    case rominput is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       case rominput is
                                           case rominput is
                                                                                                                                                                                                          case rominput is
                                                                                                                                                                                                                                                                                                                                                                             case rominput is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            case rominput is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            end case;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        end case;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       end case;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       end case;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   end case;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     end case;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      end case;
                                                                                                                                                                                        end case;
                                                                                                                                                                                                                                                                           end case;
                                                                                                                                                                                                                                                                                                                                                           end case;
                                                                                                                                                                                                                                                                                                                                                                                                                                          end case;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            end case;
                         end case;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            end case
```

٠,

pecon.vhd

```
BEGIN
```

reset\_bit\_timer , diagnostic\_jump ,

```
fixed point double errctan, fixed point double exponent, tixed point cross product, fixed point matrix multiply, fixed point double natural log, fixed point double eine cosine, fixed point double eine cosine, fixed point double eine cosine, fixed point double equare root,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     fixed_point_double_arccosine
fixed_point_double_arcsine ,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     wariable up : bit_vector[5 downto 0];
                                                                                             jump_stop_key',
jump_stop_key',
jump_stop_key',
jump_after_stop,
load_addr_register,
load_addr_register,
hoad_physical_loadion,
store_physical_loation,
load_srl'
load_srl'
set_bit_indicator
set_bit_indicator
init_processor_int,
init_processor_int,
init_and init_an
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          one_complement ,
make_positive ,
round_off ,
two_complement_double ,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          store_clock ,
store_clock_double ,
store_srl ,
store_srl ,
store_srl ,
store_srl ,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             jury_over_flow,
jury_power_aut,
jury_link_menory,
jury_negative,
jury_positive,
jury_positive,
jury_zero,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       jurp_equal ,
jurp_geater_equal ,
jurp_less ,
jurp_not_equal ,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             )mp
)mp_bootstrap
)mp_on_carry ,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     two_complement ,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     decrease_ra_l ,
decrease_ra_2 ,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             increase_ra_1 , make_negative ,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     load p
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   mero.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                Reg .
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               algebraic_left_quadruple_shift
algebraic_rigbt_quadruple_shift
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  load_enable_monitor_clock ,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    disable_rtc_register,
disable_monitor_clock,
enable_clock_int,
enable_clock_and_int,
load_rtc_lower,
load_double_and_clock,
May 30 16.53

divide_double,
fpoint_add,
fpoint_divide,
fpoint_subtract,
literal_add,
literal_double
sign_ext_double
and_op
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          disable_clock_int ,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  fixed_dauble_to_float ,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            literal_comp.

loat_comp.

alg_ldouble_cafft,

alg_ldouble_cafft,

alg_taft_shft,

alg_taft_shft,

alg_taft_shft,

alg_taft_shft,

alg_taft_shft,

alg_taft_shft,

alg_taft_shft,

in_left_shft,

literal_ldouble_shft,

literal_ldouble_shft,

literal_taft,

literal_taft,

literal_taft,

logical_tight_shft,

logical_tight_shft,

logical_tight_shft,

logical_tafth_shft,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     floating_normalize ,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          count_cnes .
biesed_fetch ,
meaked_substitute ,
remote_execute ,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         reverse register ,
scale factor ,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          Tueve_put_bottom ,
float_to_single ,
float_to_double ,
fixed_to_float
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             executive_return ,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   load_clock ,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  stack_get_top ,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  queue_get_top,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  queue_put_top ,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  logical comp ,
masked comp ,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               sero_bit ,
                                                                                                                                                                                                                                                                                                                                                                                                                               Of_cp .
xor_ap .
byte_comp .
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             comp.,
bit_comp.,
comp_double.,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  set_bit
```

end case

case on is

end case ;

case op is

end case;

case op is

end case ;

case on is

end case ;

cese op is

end case;

case op is

case on 19

00

- decode instruction set

case op is

if opdeco\_en = '1' then

- LOND/STORE

end case;

case op is

```
When op_decimiex_store_double(? downto 2) => decindex_store_double <= '1'; when CTMERS \Rightarrow decimiex_store_double <= '0';
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      when op jump_link_register(7 downto 2) -> jump_link_register <= '1';
when OTHERS => jump_link_register <= '0';
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                .1. 5
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                when op decirlex_store(7 downto 2) => decindex_store <= '1'; when OMERS \Rightarrow decindex_store <= '0' ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 es jump_negative <= '1';
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              When op.jump.not_zero[7 downto 2] => jump.not_zero <= '1';
when OTHBRS =>jump.not_zero <= '0' ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           when op_store_address(7 downto 2) => store_address <= '1';
when OTHERS => store_address <= '0' ,
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              when op_jump_link_memory (7 downto 2) => jump_link_memory when OTMERS => jump_link_memory <= '0' :
                                                                                                                                                                                                                                                                                                                                                                                                                                                                when op_store_double(7 downto 2) => store_double <= '1'; when CTHERS \Rightarrow store_double <= '0' ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     when op_store_zero{7 downto 2} => store_zero <= '1'; when OTMERS \Rightarrow store_zero <= '0';
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         when op_jump_positive[7 downto 2! => jump_positive
when OTHERS ⇒ jump_positive <= '0' ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 when op_jump_zero(7 downto 2) => jump_zero <= '1';
when OTHRRS => jump_zero <= '0' ;
                                                                                                                             when op_load_nult(7 downto 2) => load_nult <= '1'; when ornighs \Leftrightarrow load_malt <= '0' ;
                                                                                                                                                                                                                                               when op_byte_store(7 downto 2) => byte_store <= when OTHIERS => byte_store <= '0' ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   when co_jump_io17 downto 2) => jump_io <= '1'; when CYMERS => jump_io <= '0' ,
                                                                                                                                                                                                                                                                                                                                                     when cp_store(7 downto 2) => store <= when CPREMS => store <= '0' ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      when cp_jump_negativel7 downto 2) =>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             end case :
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               end case:
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            end case ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       end case ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       and case;
                                                                                                                                                                                                                                                                                                           end case :
                                                                                                                                                                                                                                                                                                                                                                                                                   end case;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              end case;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            end case;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 end case;
                                                                                                                                                                                           end case;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    -- ARITHEFIC
case up is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  case op is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       case op is
                                                                                                                                                                                                                     case op is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         case op is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      case op is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 case op is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         case op is
                                                                                                                                                                                                                                                                                                                                                                                                                                           case op is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   case op is
                                                                                                                                                                                                                                                                                                                                     case op is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        case op is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 case op is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                case op is
                                                                                                          case op is
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            case on
     when op_word_load_index(7 downto 2) -> word_load_index <= '1';
when OTHERS -> word_load_index <= '0' ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   when op_byte_store_index(7 downto 2| => byte_store_index <= '1'
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            whem op_byte_load_index{7 downto 2) => byte_load_index <= 'l'
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    '1';
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         when op_load_must_reg(7 downto 2) => load_mult_reg <= '1'; when OTHERS >> load_mult_reg <= '0' ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              when op_load_multiple(7 downto 2) => load_multiple <= '1';
when CTHERS => load_multiple <= '0'
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       when op_load_double (7 downto 2) => load_double <- '1', when OTHZRS => load_double <= '0' ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    when up_store_muit_reg(? downto 2) => store_muit_reg when OTHEAS => store_muit_reg <= '0' ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         when op_move_block(? downto 2) => move_block <= '1';
when OTMERS => move_block <= '0';
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   when op_literal_load[7 downto 2] => literal_load <= when OTNUERS => literal_load <= '0' ;
                                                                                                                                                                                                                                                                                                                                                               when on_byte_load(? downto 2] => byte_load <= '1';
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               when op_load_bit(? downto 2) => load_bit <= '1';
when OTHIES => load_bit <= '0' ;</pre>
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       byte_store_index <= 'B' ;
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    when op_load(7 downto 2) => load <= '1';
when OTHERS => load <= '0';
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  when OTHERS => byte_load_index <= '0'
                                                                                                                                                                                                                        up := Lu_bitrector(imputdata(15 downto 10));
May 30 16:53
                                                                                                                                                                                                                                                                                                                                                                                                                   when OTHERS => byte_load <= '0'
```

shen UTHERS =>

end case ;

case op is

end case ;

case op is

end case ;

case op is

endicase ;

case op is

romdeco.vhd

when "010011110" => b158 := '1'; when OTHERS => b158 := '0'; when "010100010" => b162 := '1'; when OTHERS => b162 := '0'; when "010011101" => b157 := '1'; when OTHERS => b157 := '0'; when "010100000" => b160 := '1'; when OTHERS => b160 := '0'; when "010100001" => b161 := '1'; when OTHERS => b161 := '0'; when "010100011" => b163 := '1'; when OTHERS => b163 := '0'; when "010100110" => b166 := '1'; when OTHERS => b166 := '0'; when "010101000" => b168 := '1'; when OTHERS => b168 := '0'; when "010101011" => b171 := '1'; when OTHERS => b171 := '0'; when "010011111" => b159 := '1'; when OTHERS => b159 := '0'; when "010100100" => b164 := '1'; when OTHERS => b164 := '0'; when "010100101" => b165 := '1'; when OTHERS => b165 := '0'; when "010100111" => b167 := '1'; when OTHERS => b167 := '0'; when "010101001" => b169 := '1'; when OTHERS => b169 := '0'; when "010101010" => b170 := '1'; when OTHERS => b170 := '0'; when "010101100" => b172 := '1'; end case; -- 159 cases end case ; -- 169 cases case rominput is end case ; case rominput is end case; end case;

romdeco.vhd

when OTHERS => b172 := '0';

when "010101101" => b173 := '1'; when OTHERS => b173 := '0';

case rominput is

end case;

when "010101110" => b174 := '1'; when OTHERS => b174 := '0';

case rominput is

end case;

when "010101111" => b175 := '1'; when OTHERS => b175 := '0';

case rominput is

end case;

when "010110000" => b176 := '1'; when OTHERS => b176 := '0';

case rominput is

end case;

when "010110001" => b177 := '1'; when OTHERS => b177 := '0';

case rominput is

end case;

13

romdeco.vhd

when "010110010" => b178 := '1'; when OTHERS => b178 := '0';

case rominput is

end case;

when "010110011" => b179 := '1'; when OTHERS => b179 := '0';

case rominput is

end case;

end case; -- 179 cases

case rominput is

when "010110100" => b180 := '1';

when OTHERS => b180 := '0';

when \*010110101" => b181 := '1'; when OTHERS => b181 := '0';

case rominput is

end case ;

when "010110110" => b182 := '1'; when OTHERS => b182 := '0';

case rominput is

end case;

when "010110111" => b183 := '1'; when OTHERS => b183 := '0';

case rominput is

end case;

when "010111000" => b184 := '1'; when OTHERS => b184 := '0';

case rominput is

end case;

when "010111001" => b185 := '1'; when OTHERS => b185 := '0';

case rominput is

end case;

when "010111010" => b186 := '1'; when OTHERS => b186 := '0';

case rominput is

end case;

when "010111011" => b187 := '1'; when OTHERS => b187 := '0';

case rominput is

end case;

case rominput is

end case;

case rominput is

case rominput is

end case ;

case rominput is

end case;

case rominput is

end case;

case rominput is

end case;

end case;

15

case rominput is

end case;

end case;

end case;

end case;

case rominput is

end case;

end case;

end case ;

case rominput is

end case;

end case ;

end case ; -- 209 cases

case rominput is

case rominput is

case rominput is end case;

when "011111101" => b253 := '1'; when OTHERS => b253 := '0';

when "011111111" => b255 := '1'; when OTHERS => b255 := '0';

when "100000100" => b260 := '1'; when OTHERS => b260 := '0';

when "100000101" => b261 := '1'; when OTHERS => b261 := '0';

case rominput is

when "100000110" => b262 := '1'; when OTHERS => b262 := '0'; when '100000111" => b263 := '1'; when OTHERS => b263 := '0'; case rominput is end case;

when "011110111" => b247 := '1'; when OTHERS => b247 := '0';

case rominput is

end case;

when "011110110" => b246 := '1'; when OTHERS => b246 := '0';

case rominput is

end case;

when "011111000" => b248 := '1'; when OTHERS => b248 := '0';

case rominput is

end case ;

when "011111001" => b249 := '1'; when OTHERS => b249 := '0';

case rominput is

end case;

end case ; -- 249 cases

case rominput is end case;

when "100001001" => b265 := '1'; when OTHERS => b265 := '0'; case rominput is

when "100001000" => b264 := '1'; when OTHERS => b264 := '0'; end case;

when "100000001" => b257 := '1'; when OTHERS => b257 := '0'; when "100000010" => b258 := '1'; when OTHERS => b258 := '0'; when "011111110" => b254 := '1'; when OTHERS => b254 := '0'; when "100000000" => b256 := '1'; when OTHERS => b256 := '0'; when "10000011" => b259 := '1'; when OTHERS => b259 := '0'; when "011111011" => b251 := '1'; when OTHERS => b251 := '0'; when "0111111100" => b252 := '1'; when OTHERS => b252 := '0'; end case ; -- 259 cases case rominput is end case; end case;

when "011110000" => b240 := '1'; when OTHERS => b240 := '0';

when "0111011111" => b239 := '1'; when OTHERS => b239 := '0';

case rominput is

end case ;

end case; -- 239 cases

case rominput is

when "011101110" => b238 := '1'; when OTHERS => b238 := '0';

case rominput is

end case;

when "011110001" => b241 := '1'; when OTHERS => b241 := '0';

case rominput is

end case;

when "011110010" => b242 := '1'; when OTHERS => b242 := '0';

case rominput is

end case;

when "011110011" => b243 := '1'; when OTHERS => b243 := '0';

case rominput is

end case ;

when "011110100" => b244 := '1'; when OTHERS => b244 := '0';

case rominput is

end case;

when "011110101" => b245 := '1'; when OTHERS => b245 := '0';

case rominput is

end case;

romdeco.vhd

when OTHERS => b234 := '0';

when "011101011" => b235 := '1'; when OTHERS => b235 := '0';

case rominput is

end case;

when "011101101" => b237 := '1'; when OTHERS => b237 := '0';

case rominput is

end case;

when "011101100" => b236 := '1'; when OTHERS => b236 := '0';

case rominput is

end case;

May 29 13:36

20

when "100011010" => b282 := '1'; when OTHERS => b282 := '0'; case rominput is

case rominput is end case;

when \*100011011\* => b283 := '1'; when OTHERS => b283 := '0';

case rominput is end case;

when "100011100" => b284 := '1'; when OTHERS => b284 := '0'; end case;

case rominput is when '100011101' => b285 := '1'; when OTHERS => b285 := '0';

when "100011110" => b286 := '1'; case rominput is end case;

when OTHERS => b286 := '0';

case rominput is end case;

when "100011111" => b287 := '1'; when OTHERS => b287 := '0'; end case;

when "100100000" => b288 := '1'; when OTHERS => b288 := '0'; case rominput is

when "100100001" => b289 := '1'; when OTHERS => b289 := '0'; end case ; -- 289 cases case rominput is end case;

case rominput is when '100100010" => b290 := '1'; when OTHERS => b290 := '0'; case rominput is end case;

when "100100011" => b291 := '1'; when OTHERS => b291 := '0'; end case;

case rominput is when "100100100" => b292 := '1'; when OTHERS => b292 := '0'; end case;

case rominput is when "100100101" => b293 := '1'; when OTHERS => b293 := '0'; end case;

case rominput is when "100100110" => b294 := '1'; when OTHERS => b294 := '0'; end case;

case rominput is
when '100100111" => b295 := '1';
when OTHERS => b295 := '0'; end case;

when "100101000" => b296 := '1'; when OTHERS => b296 := '0'; case rominput is

end case;

when "100001010" => b266 := '1'; when OTHERS => b266 := '0'; case rominput is

when "100001011" => b267 := '1'; when OTHERS => b267 := '0'; case rominput is end case

end case ;

case rominput is

when "100001100" => b268 := '1'; when OTHERS => b268 := '0';

case rominput is end case

when "100001101" => b269 := '1'; when OTHERS => b269 := '0';

end case ; -- 269 cases

when "100001110" => b270 := '1'; when OTHERS => b270 := '0'; case rominput is

case rominput is end case;

when "100001111" => b271 := '1'; when OTHERS => b271 := '0';

end case;

case rominput is

when "100010000" => b272 := '1'; when OTHERS => b272 := '0';

end case;

when "100010001" => b273 := '1'; when OTHERS => b273 := '0'; case rominput is

end case;

case rominput is

when "100010010" => b274 := '1';

when OTHERS => b274 := '0'; end case;

when "100010011" => b275 := '1'; when OTHERS => b275 := '0'; case rominput is

end case; case rominput is

when "100010100" => b276 := '1'; when OTHERS => b276 := '0'; case rominput is end case;

when "100010101" => b277 := '1'; when OTHERS => b277 := '0'; end case;

when "100010110" => b278 := '1'; when OTHERS => b278 := '0'; case rominput is

case rominput is end case;

when "100010111" => b279 := '1'; when OTHERS => b279 := '0'; end case; -- 279 cases

case rominput is

when "100011000" => b280 := '1'; when OTHERS => b280 := '0';

end case;

case rominput is

romdeco.vhd

```
case rominput is

when '10010101' => b297 := '1';

when OTHERS => b297 := '0';

end case ;

when "100101010" => b298 := '1';

when OTHERS => b298 := '0';

end case ;

when '100101011" => b299 := '1';

when OTHERS => b299 := '1';

end case ;

end case ;

-- 299 cases
```

rom\_addr <= b299&b298&b297&b296&b295&b294&b293&b292&b291&b290&b289&b288&b287&b286&b285&b284&

--- done 300 combination

Appendix B - PowerPC instruction sequence

AN/AYK-14 Mnemoni	.	orm	nat/C	nco	de		PowerPC Instruction set  Mnemonic	0-5	6-10	11-15	16-20	21	22-30	31	
Milemoni		8	4	4	#		Milemono		D	A	В	Œ		Rc	
		0	4	4	#			-			-	<u> </u>		110	
	-														
DROR a		08	a	9			LHA Ra,d(r0)		Α	0		d			
	1						ADDMEO, Ra, Ra		A	A	16		234		
	<b></b>	-+	_				RLWINM Ra, Ra,SH=16,MB=0,ME=15 STW Rs, d(r0)	36	A	0		d	13	- 0	
		- 1					MCRXR CRFD	31	1				512	0	Н
							MFCD R31		D	0			19	0	
						1	STW Rs, d(r0)	36	31	0		31	ļ		н
	<u> </u>						11477 0 - 4/-0)	32	Α	0		d	-		
IRTRa	<del>   -</del>	08	a	Α			LWZ Ra,d(r0)	32	31			2	<del>                                     </del>		
	-						RLWINM R31, R31,SH=16,MB=0,ME=15	21	31					0	
							ADDIC. Ra, Ra		Α	Α		2			
							STW RA, d(r0)		A	1 0		d	512		н
	<del> </del>				-		MCRXR CRFD	31	. 1 D	0			19		
	<del> </del>				1		STW R31, d(r0)	36	31			31			Н
									:						
DRTRa		08	a	В			LHA Ra,d(r0)	42	Α	0		d			
							ADDMEO. Ra, Ra		A	A	0				
	-	<del></del> -					RLWINM Ra, Ra,SH=16,MB=0,ME=15	21	A	A	16				
							STW Ra, d(r0)		Α	0		d			Н
						3	MCRXR CRFD	31	1				512		
	-			-	_		MFCD R31	31		0		31	19	0	н
				<u> </u>	┼	1	STW Rs, d(r0)	36	31	- 0		31	+		
SFR	+	10	a	3	<del> </del>	10	LWZ Ra,d(r0)	1 32	Α	0		d			
					1	9	ADDIC R31, Ra, d(=0)	12	3 1	A		1	SIMM=	1	
							BC Bo,Bi, targ_addr	16	H'0D		<del> </del>	BD=10			
	1			<u> </u>	<b>↓</b>		ANDC R31, R31, R31	31	31	1 31 1 A	31		124		
	+				<del> </del>		NOR R31, R31, Ra CNTLZW Ra+2,R31	31			H'00		26		
	1				1		ADDMEO. Ra+2, Ra+2	31		A+2	0		234	1	
							SLW Ra,Ra,Ra+2	31	Α	Α	A+2		24		
	1			!	1		STW Ra,d(r0)	36	.A	0		d	+	<del>                                     </del>	D
	<del> </del>				<del> </del> -	1 1	STW Ra+2, d(r0)	36	A+2	<u> </u>	<del>' </del>	d	-		
SBR a, m	+	14	а	m	<del>                                     </del>	-	LHA Ra,d(r0)	42	A	a	i -	d	1		
OBIT G, III							ORI Ra, Ra,UIMM=m	24	Α	Α		UIMM=			
							MCRXR crlD	31		00'H		512		0	
				<u> </u>	<del> </del>		SRAWI. Ra,Ra,SH	31	A	)A	H'00	824 d	•	1	
	-			<del> </del>	+	-	STW Ra, d(r0)	36	1	<u> </u>	<u> </u>	<u> </u>	1	1 1	
ZBR a, m		18	a	m	1		LHA Ra,d(r0)	42	A		ri	d	1		
		18	а	m			ANDI Ra,Rs,UIMM=~m	28	Α	ļA		UIMM:			
	-	18	a	m	<del> </del>		RLWINM Ra, Ra,SH=16,MB=0,ME=15	36	Α	Α	16	d d	15	1	Н
	+ +	18	a	m	┼	: '	STW Ra, d(r0)	36	Α	-	<u>'</u>	lu l	+		
LRSR a, m	1	20	a	m	i –	-	LWA Ra,d(r0)	42	Α		)	d			
LRS a, y, m		22	а	m			LHA Rm,d(r0)	32	M		)	d	<del> </del>		
LRDR a, m		28	a	m	<u> </u>		SRW. Ra, Ra, R31	31	<u> </u>	Α	3 1	d	530	3 1	
LRD a, y, m	+-	2A	a	- m			STW Ra, d(r0)	36	A D			)	19	0	
1	1		<del> </del>	:			STW R31, d(r0)	36	3		)	3			Н
									1			1			
ARSR a, m		24		m			B LWA Ra,d(r0)	42	. <u>A</u>		)	d	<del> </del>	<del> </del>	
ARS a, y, m		_5	<u>a</u>	m_	<u>.</u>		LHA Rm,d(r0)	32	<u>М</u>		3	d	79:	<u>.</u>	<u> </u>
ARDR a, m	+	2C 2E	a	<u>m</u>			4 SRAW. Ra, Ra, R31 3 STW Ra, d(r0)	31		_^_(	<u>.</u>	d	131		L,I
ALID a, y, III	+-+			- 111	1		MFCD R31	31	D			)	11	0	
							1-  STW R31, d(r0)	36		1(	)	3	1		
ļ	<u>. L L</u>					<u> </u>			<u> </u>			+		<del>- </del> -	<u> </u>
ALSR	+++	30	a	<u>m</u>			6:LWA Ra,d(r0)	42	A M		)	d :d	;	1	<u>.</u>
ALS a, y, m ALDR a, m	+	32	a	m m			5 : LHA Rm,d(r0) 4   SLW. Ra, Ra, R31		A	. A	3		2	4 1	<del></del>
ALD a, y, m	+++	3A	a	m			3 STW Ra, d(r0)		A		)	d			· L,
				I	1		2 MFCD R31		D			)	1	9 0	
	1		<u> </u>	ļ	-	<u> </u>	1 STW R31, d(r0)	36	3	1 (	2	3	1	+	<u> </u>
or on	+	2.	<u> </u>	<u> </u>		·	8 LHA Ra,d(r0)	22		÷,	j	d	-	+	<del></del>
CLSR a, m CLS a, y, m	+-+	34	a	; <u>m</u>			7   RLWINM R31, Ra,SH=16,MB=0,ME=15	21		1 A	1		0 1	5 0	:
a, y, 111			·				6: OR Ra, Ra, R31		Α	·A	3		44		
							5 LHA Rm,d(r0)	32			0	d			
<u></u>	4		·	1			4 RLWNM Ra, Ra,Rm,MB=16,ME=31		Α	Α	M	d 1	6 3	2 0	<u> </u>
<del></del>	·		<u>.</u>				3 STW Ra, d(r0) 2 MFCD R31	36	A :D		D: D: (	o d	<del>,</del> 1	9 0	·
<del></del>	+ +						1 STW R31, d(r0)		3		0	3			
<del></del>												-			
CLDR a, m		3C	a	, m			6 LWA Ra,d(r0)	42			0	d		÷	
CLD a, y, m		3E	a	m			5 LHA Rm.d(r0)		<u>M</u>		0				•
·	·-•··········						4 RLWNM. Ra, Ra, R31,16,32	23 36	- <u>A</u> -	A	<u>3</u>	11	63	<u>-                                    </u>	r
	· · · ·	-					3 STW Ra.d(r0) 2 MFCD R31	31			0	0	1	9 0	
·			• •				1 STW R31, d(r0)	36			0	3	1,		1

SUK a, m	41	a	m	6 LWZ Rm,d(r0)	32 m 0 d+1 31 A M A 1 40 1
	42	a	m	5 SUBFO, Ra, Rm,Ra 4 STW Ra, d(r0)	31 A M A 1 40 1 36 A 0 d
SU a, m	43	a	m		36 A 0 0 512 0
SUDR a, m	44	a	m	3 MCRXR CRFD	31 D 0 0 19 0
SUDI a, m	45	a	m	2 MFCD R31 1 STW Rs, d(r0)	36 31 0 31
SUD a, m	47	_ a	m i	1, 31 ff 113, u(10)	
10	48	a	m	7 LWZ Ra,d(r0)	32 A 0 d
AR a, m	49	a	m	6 LWZ Rm,d(r0)	32 m 0 d+1
Al a, m	49 4A	a	m	5 ADDCO. Ra, Ra, Rm	31 A A M 1 1 10 1
AK a, y, m	48	a	m	4 STW Ra, d(r0)	36 A 0 d
A a, y, m	4C			3 MCRXR CRFD	31 1 0 0 512 0
ARD a, m		a	m	2 MFCD R31	31 D 0 0 19 0
ADI a, m	4D	a	m	1 STW Rs, d(r0)	36 31 0 31
AD a, m	4F	a	m	1 31 VV HS, U(10)	30 31 31 31
-				5 LHA Rm,d(r0)	42 m 0 d
CR a, m	50	_a	m	4 LHA Ra,d(r0)	42 A 0 d+1
Cl a, m	51	a	_ <u>m</u>		31 CRO 00 A M 0
CK a, y, m	52	a	m	3 CMP CRFD,0,Ra,Rm	31 D 0 0 19 0
C a, y, m	53	_ a	_ m	2 MFCD R31	36 31 0 31
			<del></del>	1 STW Rs, d(r0)	36 31 0 31
					42 m 0 d
CDR a, m	54	a	m	5 LWZ Rm,d(r0)	
CDI a, m	5.5	a	<u>m</u>	4 LWZ Ra,d(r0)	42 A 0 d+1 0
CD a, y, m	57	a	m	3 CMP CRFD,0,Ra,Rm	
<u> </u>	+ 1			2 MFCD R31	31 D 0 0 19 0
<u> </u>				1 STW Rs, d(r0)	36 31 0 31
<u> </u>					
MR a, m	58	a	m	6 LWZ Ra+1,d(r0)	32 A+1 0 d
MI a, m	59	a	m	5 LWZ Rm,d(r0)	32 M 0 d+1
MK a, y, m	5A	a	m	4 MULHW. Ra,Ra+1,Rm	31 A A+1 M 0 75 1
MI a, m	5B	a	m	3 STW Ra, d(r0)	36 A 0 d
		!		2 MFCD R31	31 D 0 0 19 0
	4			1 STW Rs, d(r0)	36 31 0 31
	$\perp$				
DR a, m	5C	а	m	7 LWZ Ra,a+1,d(r0)	32 A 0 d
DI a, m	5D	a	m L	6 LHA Rm,d(r0)	42 A 0 d+1
DK a, y, m	5E	a	m !	5 DIVO. Ra+1,R31,Rm	31 A+1 31 M 1 331 1
Da, y, m	5F !	a	m	4 RLWINM R30, Ra+1,SH=0,MB=16,ME=31	21 A+1 30 0 16 31 0
				3 MULLU, Ra,R30,Rm	31 A 30 M 1 235 0
	1			2 STW Ra, d(r0)	36 A 0 d
	11	i	1	1 STW Ra, d(r0)	36 A 0! d
	1				
ANDR a, m	60	а	m	6 LWZ Ra,d(r0)	32 A 0 d
ANDI a, m	61	a	m ;	5 LWZ Am,d(r0)	32 M 0 d+1
ANDK a, y, m	62	a	m	4 AND. Ra,Ra,Rm	31 A A M 0 28 1
AND a, y, m	63	a	m	3 STW Ra, d(r0)	36 A 0 d
				2 MFCD R31	31 D 0 0 19 0
				1 STW Rs, d(r0)	36 31 0 31
				1	
ORR a, m	64	_ a i	m	6 LWZ Ra,d(r0)	32 A 0 d
ORI a, m	65	a	m	5 LWZ Rm,d(r0)	32 M 0 d+1
ORK a, y, m	66	a	m	4 OR. Ra,Ra,Rm	31 A A M 0 444 1
OR a, y, m	67	а		3 STW Ra, d(r0)	36 A 0 d
				2 MFCD R31	31 D 0 0 19 0
				1 STW Rs, d(r0)	36 31 0 31
XORR a, m	68	_ a	m :	6 LWZ Ra,d(r0)	32 A 0 d
XORI a, m	69	_a_	m	5 LWZ Rm,d(r0)	32 M 0 d+1
XORK a, y, m	6A	_ a	m	4   XOR. Ra,Ra,Rm	31 A A M 0 316 1
XOR a, y, m	68	a	m	3 STW Ra, d(r0)	36 A 0 d
	:	i		2 MFCD R31	31 0 0 0 19 0
			<u> </u>	1 STW Rs, d(r0)	36 31 0 31
				<u> </u>	
MSR a, m	6C			1 1 LHA Ra+1,d(r0)	42 A+1 0 d
MSI a, m	6D	a	m	10 LHA Ra,d(r0)	42 A 0 d+1
	6E	a	m	9 LHA Rm.d(r0)	42 M 0 d+2
MSK a, y, m		a	_m	8 RLWINM R30, Ra+1,SH=0,MB=ME=32-n	21 A+1 30 0 32-n 32-n 1
	6F			7 BC Bo,Bi, targ_addr	16 12 2 BD=00
MSK a, y, m	6F				
MSK a, y, m	6F			6 ANDI. R31,Ra,UIMM=~n	28 A 31 UIMM=~n
MSK a, y, m	6F			5 ANDI, R30,Rm,UIMM=n	28 A 31 UIMM=-n 28 M 30 UIMM=n
MSK a, y, m	6F			5 ANDI, R30,Rm,UIMM=n 4 OR, Ra, R30,R31	28 A 31 UIMM=-n 28 M 30 UIMM=n 31 H'IE A H'IF 444 1
MSK a, y, m	6F			5 ANDI. R30,Rm,UIMM=n 4 OR. Ra, R30,R31 3 STW Ra, d(r0)	28 A 31 UIMM=-n 28 M 30 UIMM=n 31 H¹1E A H¹1F 444 1 36 A 0 d
MSK a, y, m	6F			5 ANDI, R30,Rm,UIMM=n 4 OR, Ra, R30,R31 3 STW Ra, d(r0) 2 MFCD R31	28 A 31 UIMM=-n 28 M 30 UIMM=n 31 H¹1E A H¹1F 444 1 36 A 0 d 31 D 0 0 19 0
MSK a, y, m	6F			5 ANDI. R30,Rm,UIMM=n 4 OR. Ra, R30,R31 3 STW Ra, d(r0)	28 A 31 UIMM=-n 28 M 30 UIMM=n 31 H¹1E A H¹1F 444 1 36 A 0 d
MSK a, y, m IMS a, y, m				5 ANDI, R30,Rm_UIMM=n 4 OR, Ra, R30,R31 3 STW Ra, d(r0) 2 MFCD R31 1 STW Rs, d(r0)	28 A 31 UMM=-n 28 M 30 UMM=n 31 H'1E A H'1F 444 1 36 A 0 d 31 D 0 0 19 0 36 31 0 31
MSK a, y, m MS a, y, m	70		m	5 ANDI. R30.Rm,UIMM=n 4 OR. Ra, R30.R31 3 STW Ra. d(r0) 2 MFCD R31 1 STW Rs. d(r0) 8 LHA Ra+1.d(r0)	28 A 31 UIMM=-n 28 M 30 UIMMen 31 H'1E A H'1F 444 1 36 A 0 d 31 D 0 0 19 0 36 31 0 31
MSK a, y, m MS a, y, m  CMR a, m  CMI a, m	70		m	5 ANDI, R30,Rm,UIMM=n 4 OR, Ra, R30,R31 3 STW Ra, d(r0) 2 MFCD R31 1 STW Rs, d(r0) 8 LHA Ra+1,d(r0) 7 LHA Ra,d(r0)	28 A 31 UIMM=n 28 M 30 UIMM=n 31 H¹1E A H¹1F 444 1 36 A 0 d 31 D 0 0 19 0 36 31 0 31 42 A+1 0 d 42 A 0 d+1
MSK a, y, m IMS a, y, m  CMR a, m  CMI a, m  CMK a, m	70 71 72	3		5   ANDI, R30,Rm_UIMM=n 4   OR, Ra, R30,R31 3   STW   Ra, d(r0) 2   MFCD   R31 1   STW   Rs, d(r0) 8   LHA   Ra+1,d(r0) 7   LHA   Ra,d(r0) 6   LHA   Rm,d(r0)	28 A 31 UMM=n 28 M 30 UMM=n 31 H'1E A H'1F 444 1 36 A 0 d 31 D 0 0 0 19 0 36 31 0 31 0 31 42 A+1 0 d 42 A 0 d+1 42 A 0 d+1
MSK a, y, m MS a, y, m  CMR a, m  CMI a, m	70	a	m	5   ANDI, R30,Rm,UIMM=n 4   OR. Ra, R30,R31 3   STW   Ra, d(r0) 2   MFCD   R31 1   STW   Rs, d(r0) 8   LHA   Ra+1,d(r0) 7   LHA   Ra,d(r0) 6   LHA   Rm,d(r0) 5   AND   R31,Ra,Ra+1	28 A 31 UIMM=n 28 M 30 UIMM=n 31 H'1E A H'1F 444 1 36 A 0 d 31 D 0 0 0 19 0 36 31 0 31 42 A+1 0 d 42 A 0 d+1 42 M 0 d+2 31 A H'1F A+1 28 0
MSK a, y, m IMS a, y, m  CMR a, m  CMI a, m  CMK a, m	70 71 72	a a a	m	5 ANDI. R30.Rm.UIMM=n 4 OR. Ra, R30.R31 3 STW Ra. d(r0) 2 MFCD R31 1 STW Rs. d(r0) 8 LHA Ra+1.d(r0) 7 LHA Ra,d(r0) 6 LHA Rm.d(r0) 5 AND R31.Ra.Ra+1 4 AND R30,Rm.Ra+1	28 A 31 UIMM=n 28 M 30 UIMM=n 31 H'IE A H'IF 444 1 36 A 0 d 31 D 0 0 19 0 36 31 D 0 31 42 A+1 0 d 42 A+1 0 d 42 A 0 d+1 42 M 0 d+2 31 A H'IF A+1 28 0
MSK a, y, m IMS a, y, m  CMR a, m  CMI a, m  CMK a, m	70 71 72	a a a	m	5 ANDI, R30,Rm,UIMM=n 4 OR, Ra, R30,R31 3 STW Ra, d(r0) 2 MFCD R31 1 STW Rs, d(r0) 8 LHA Ra+1,d(r0) 7 LHA Ra,d(r0) 6 LHA Rm,d(r0) 5 AND R31,Ra,Ra+1 4 AND R30,Rm,Ra+1 3 CMP CRFD,0,R30,R31	28 A 31 UMM=-n 28 M 30 UMM=n 31 H'IE A H'IF 444 1 36 A 0 d 31 D 0 0 0 19 0 36 31 0 31 0 36 A 1 0 d 37 D 0 0 0 19 0 38 A 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
MSK a, y, m IMS a, y, m  CMR a, m  CMI a, m  CMK a, m	70 71 72	a a a	m	5 ANDI. R30.Rm.UIMM=n 4 OR. Ra, R30.R31 3 STW Ra. d(r0) 2 MFCD R31 1 STW Rs. d(r0) 8 LHA Ra+1.d(r0) 7 LHA Ra,d(r0) 6 LHA Rm.d(r0) 5 AND R31.Ra.Ra+1 4 AND R30,Rm.Ra+1	28 A 31 UMM=-n 28 M 30 UMM=n 31 H'1E A H'1F 444 1 36 A 0 d 31 D 0 0 0 19 0 36 31 0 31 42 A+1 0 d 42 A+ 0 d+1 42 M 0 d+1 42 M 0 d+2 31 A H'1F A+1 28 0 31 M H'1F A+1 28 0 31 CH0 0e'H'1E H'IF 0 0 0 31 D 0 0 19 0
MSK a, y, m IMS a, y, m  CMR a, m  CMI a, m  CMK a, m	70 71 72	a a a	m	5 ANDI, R30,Rm,UIMM=n 4 OR, Ra, R30,R31 3 STW Ra, d(r0) 2 MFCD R31 1 STW Rs, d(r0) 8 LHA Ra+1,d(r0) 7 LHA Ra,d(r0) 6 LHA Rm,d(r0) 5 AND R31,Ra,Ra+1 4 AND R30,Rm,Ra+1 3 CMP CRFD,0,R30,R31	28 A 31 UMM=-n 28 M 30 UMM=n 31 H'IE A H'IF 444 1 36 A 0 d 31 D 0 0 0 19 0 36 31 0 31 0 36 A 1 0 d 37 D 0 0 0 19 0 38 A 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
MSK a, y, m IMS a, y, m  CMR a, m  CMI a, m  CMK a, m	70 71 72	a a a	m	5 ANDI, R30,Rm,UIMM=n 4 OR, Ra, R30,R31 3 STW Ra, d(r0) 2 MFCD R31 1 STW Rs, d(r0) 8 LHA Ra+1,d(r0) 7 LHA Ra,d(r0) 6 LHA Rm,d(r0) 5 AND R31,Ra,Ra+1 4 AND R30,Rm,Ra+1 3 CMP CRFD,0,R30,R31 2 MFCD R31	28 A 31 UMM=n 28 M 30 UMM=n 31 H'IE A H'1F 444 1 36 A 0 d 31 D 0 0 0 19 0 36 31 0 31 42 A+1 0 d 42 A+ 0 d+1 42 M 0 d+2 31 A H'1F A+1 28 0 31 M H'1F A+1 28 0 31 CR0 0 H'1E H'1F 0 0 0 31 D 0 0 19 0
MSK a, y, m IMS a, y, m CMR a, m CMI a, m CMK a, m	70 71 72 73	a a a	m	5 ANDI, R30,Rm,UIMM=n 4 OR, Ra, R30,R31 3 STW Ra, d(r0) 2 MFCD R31 1 STW Rs, d(r0) 8 LHA Ra+1,d(r0) 7 LHA Ra,d(r0) 6 LHA Rm,d(r0) 5 AND R31,Ra,Ra+1 4 AND R30,Rm,Ra+1 3 CMP CRFD,0,R30,R31 2 MFCD R31	28 A 31 UMM=n 28 M 30 UMM=n 31 H'IE A H'IF 444 1 36 A 0 d 31 D 0 0 0 19 0 36 31 0 31 42 A+1 0 d 42 A+ 0 d+1 42 M 0 d+2 31 A H'IF A+1 28 0 31 M H'IF A+1 28 0 31 CR0 0e'H'IE H'IF 0 0 0 31 D 0 0 19 0 36 31 0 31
MSK a, y, m IMS a, y, m CMR a, m CMI a, m CMK a, m CM a, m	70. 71. 72. 73.	a a a a	m m	5 ANDI, R30,Rm_UMM=n 4 OR, Ra, R30,R31 3 STW Ra, d(r0) 2 MFCD R31 1 STW Rs, d(r0) 8 LHA Ra+1,d(r0) 7 LHA Ra,d(r0) 6 LHA Rm,d(r0) 5 IAND R31,Ra,Ra+1 4 AND R30,Rm,Ra+1 3 CMF CRFD,0,R30,R31 2 MFCD R31 1 STW Rs, d(r0)	28 A 31 UMM=n 28 M 30 UMM=n 31 H1E A H1F 444 1 36 A 0 d 31 D 0 0 0 19 0 36 31 0 d 37 42 A+1 0 d 42 A+1 0 d 42 A 0 d+1 42 A 0 d+1 42 A 0 d+1 42 A 0 d+1 42 A 0 0 d+2 31 A H1F A+1 28 0 31 M H1F A+1 28 0 31 CR0 0 H1E H1F 0 0 31 D 0 0 19 0 36 31 D 0 31
MSK a, y, m MS a, y, m MS a, y, m  CMR a, m CMI a, m CMK a, m CM a, m FSUR a, m FSUR a, m	70 71 72 73	a a a a	m m	5 ANDI, R30,Rm,UIMM=n 4 OR, Ra, R30,R31 3 STW Ra, d(r0) 2 MFCD R31 1 STW Rs, d(r0) 8 LHA Ra+1,d(r0) 7 LHA Ra,d(r0) 6 LHA Rm,d(r0) 5 AND R31,Ra,Ra+1 4 AND R30,Rm,Ra+1 3 CMP CRFD,0,R30,R31 2 MFCD R31 1 STW Rs, d(r0)	28 A 31 UMM=n 28 M 30 UMM=n 31 H'IE A H'1F 444 1 36 A 0 d 31 D 0 0 0 19 0 36 31 0 31 42 A+1 0 d 42 A+ 0 d+1 42 M 0 d+2 31 A H'1F A+1 28 0 31 M H'1F A+1 28 0 31 CR0 0H'1E H'IF 0 0 31 D 0 0 31 31 CR 0H'1E H'IF 0 0 31 D 0 0 31
MSK a, y, m IMS a, y, m  CMR a, m  CMI a, m  CMK a, m  CMA, m  FSUR a, m  FSUR a, m  FSUR a, m  FSUR a, m	70. 71. 72. 73.	a a a a	m m	5 ANDI. R30.Rm.UIMM=n 4 OR. Ra, R30.R31 3 STW Ra. d(r0) 2 MFCD R31 1 STW Rs. d(r0) 8 LHA Ra+1.d(r0) 7 LHA Ra,d(r0) 6 LHA Rm.d(r0) 5 AND R31.Ra.Ra+1 4 AND R30.Rm.Ra+1 3 CMP CRF0.D.R30.R31 2 MFCD R31 1 STW Rs. d(r0)	28 A 31 UIMM=n 28 M 30 UIMM=n 31 H'1E A H'1F 444 1 36 A 0 d 31 D 0 0 19 0 36 31 0 31 42 A+1 0 d 42 A 0 d+1 42 M 0 d+1 31 A H'1F A+1 28 0 31 A H'1F A+1 28 0 31 CR0 0FH'1E H'1F 0 0 36 31 0 0 19 0 36 31 0 0 19 0
MSK a, y, m MS a, y, m MS a, y, m  CMR a, m CMI a, m CMK a, m CM a, m FSUR a, m FSUR a, m	70 71 72 73	a a a a	m m	5 ANDI, R30,Rm,UIMM=n 4 OR, Ra, R30,R31 3 STW Ra, d(r0) 2 MFCD R31 1 STW Rs, d(r0) 8 LHA Ra+1,d(r0) 7 LHA Ra,d(r0) 5 LHA Rm,d(r0) 5 AND R31,Ra,Ra+1 4 AND R30,Rm,Ra+1 3 CMP CRFD,0,R30,R31 2 MFCD R31 1 STW Rs, d(r0) 6 LFD frA, d(r0) 5 LFD frM, d(r0) 5 LFD frM, d(r0) 4 FSUB, frA, frA, frM	28 A 31 UMM=n 28 M 30 UMM=n 31 H1E A H1F 444 1 36 A 0 d 31 D 0 0 0 19 0 36 31 0 31  42 A+1 0 d 42 A 0 d+1 42 A 0 d+1 42 A 0 d+1 42 A 0 d+1 31 A H1F A+1 28 0 31 A H1F A+1 28 0 31 CR0 0 H1E H1F 0 0 31 D 0 0 19 0 36 31 0 31
MSK a, y, m IMS a, y, m  CMR a, m  CMI a, m  CMK a, m  CMA, m  FSUR a, m  FSUR a, m  FSUR a, m  FSUR a, m	70 71 72 73	a a a a	m m	5 ANDI. R30.Rm.UIMM=n 4 OR. Ra, R30.R31 3 STW Ra. d(r0) 2 MFCD R31 1 STW Rs. d(r0) 7 LHA Ra.H.d(r0) 7 LHA Ra.d(r0) 6 LHA Rm.d(r0) 5 AND R31.Ra.Ra+1 4 AND R30.Rm.Ra+1 3 CMP CRFD.0.R30.R31 2 MFCD R31 1 STW Rs. d(r0) 6 LFD IrA. d(r0)	28 A 31 UMM=n 28 M 30 UMM=n 31 H'IE A H'IF 444 1 36 A 0 d 31 D 0 0 0 19 0 36 31 0 31 42 A+1 0 d 42 A+1 0 d 42 M 0 d+1 42 M 0 d+2 31 A H'IF A+1 28 0 31 CR0 0H'IE H'IF 0 0 31 CR0 0H'IE H'IF 0 0 31 D 0 0 19 0 36 31 0 31 50 Ira 0 d 50 Ira 0 d 63 Ira Ira Irm 0 20 1 63 Ira Ira Irm 0 20 1

	A5	a	m		LFD frM, d(r0)		frm		15	d			
FA a, y, m	A7	a	m		FADD. frA, frA, frM		fra	fra	frm			1:	
	+	$-\!\!\perp$			MFFS fr31		fr31		4	0	583	0;	
					STTD fra, d(r0)		fra		-	d 31	<del>                                     </del>		
		+	-+		STTD fr31, d(r0)	54	fr31	<del>- </del>	-	31	<del>                                     </del>	<del></del>	
	+	+		-		50	fra	<u> </u>	<del> </del>	d	+		
FMR a, m	8A	a	_m		LFD frA, d(r0)		frm		}	;d	-		
FMI a, m	A9	a	m		LFD frM, d(r0)		fra	fra	-	0 frm	25	1:	
FM a, y, m	AB	_ a	m		FMUL. frA, frA, frM		fr31		)	01	583	<del></del> ;	
					MFFS tr31		fra		<del> </del>	d	303		
					STTD fra, d(r0)		fr31		)	31			
<del></del>				+	STTD fr31, d(r0)	- 34	1131	<u> </u>	<del>'</del>	<del> </del>			
	10			+-	LFD frA, d(r0)	50	fra		)	d	<del></del>		
FDR a, m	AC AC	a	m		LFD frM, d(r0)	50			<u>,                                    </u>	d	<del>                                     </del>	<del></del>	
FDI a, m	AD AF	a			FDIV. frA, frM		fra	fra	frm		25	1 .	
FD a, y, m	AF	_ a	m		MFFS fr31		fr31		)	0	583	01	
<del></del>		<del></del>			STTD fra, d(r0)		fra		)	d			
-	<del></del>	+			STTD fr31, d(r0)		fr31		)	31	<del>                                     </del>		
<del></del>	-++		<del></del>		3115 1101, 4007		1	1		-			
MDR a, MD	88	а	m	B	LWZ Ra,a+1,d(r0)	32	A	1	)	ď			
MDI a, MD	B9	a	m		LWZ Rm,m+1,d(r0)		М		)	d+1			
MD a, y, MD	88	а	m		MULLW. R29,Ra,Rm	31	29	Α	M	0	235	0	
140 a, y, 140					MULHW. Ra,Ra,Rm	31		Α	М	C	75	1	
<del> </del>		- 1			STW R29, d(r0)	36	29		ם כ	d			D
					STW Ra, d(r0)		A		0	d			D
1				2	MFCD R31		D		)	0	19	0 ·	
1					STW Rs. d(r0)	36	TMP		וכ	3 1	4		Н
						_			1				
DDR a, m	BC	a	m		LWZ Ra,a+1,d(r0)	32	Α		0	d			
DDI a, m	80	a	m	14	LWZ Rm,m+1,d(r0)	32	М		o	d+1		<del>-</del>	
DD a, m	BF	a	m		LWZ Ra+2,a+3,d(r0)	32	A +2		0	d+2			
					ANDC R31,R31,R31	31	31		1	31:	60	0	
					ANDC R30,R30,R30	31	30		0	30	60	0	
					ORI R31, R31, 32	24	31		1		32		
					DIVWO. R29, Ra,Rm	31		A	M		491	1:	
					MULL R29, R29, Rm	31	29		9 M		235	0	
	لصنا				SUB R28, R29, Ra	31	28		9 A		40	0	
					CNTLZW R27, R28	31	28		7	0:	26	0	
	<u> </u>				ADD R30, R30, R27	31	30		01		266	0.	
<del>;</del>			<del></del>		CMP crf0, R30, R31	31	0	3	0	31	0	0:	
1i	1				BC	16	-	+	_	21 /	40	0	
<del> </del>			$\vdash$		SUB R30, R30, R31	31	30	3	0	31 (	40	U	
			<del></del>	+1	SLW R		1	+	÷	<del></del>	<del>   </del>	<del></del>	
			-		LWA Pa d(r0)	42	A	+-	0	d	++		
LLRS a, m	CO	a	m		LWA Ra,d(r0)	31	A 31		1	31	60	0	
LLRD a, m	C2	a	m		ANDC R31,R31,R31	24	31		1	311	m 60		
+			<del> </del>		ORI R31, R31, m	31	A	A	+	31	536	1.	
i		<del>                                     </del>	<del>  </del>		SRW. Ra, Ra, R31 STW Ra, d(r0)	36	A		0	d	330		L,D
1			<del>                                     </del>		MFCD R31	31	D		0	0	19	0	
		1	<del>  -</del>		STW R31, d(r0)	36	31		0	3			Н
<del> </del>		<del></del>	<del>                                     </del>	+-'		1	1			1		i	
LARS a, m	C1	а	m	7	LWA Ra,d(r0)	42	Α		0	d			
LARD a, m	C3	a	m		ANDC R31,R31,R31	31	3		1	31:	60	0	
LAND a, III	- 55		<del>                                     </del>		ORI R31, R31, m	24	3		11		m		
<del></del>		<del></del>			SRAW, Ra, Ra, R31	31	Α	Α	1	31	792	1.	
		1 .	i 1						0	d			L,D
<del></del>		i		. 4		36	:A	1			, ,		
		ļ 		3	STW Ra, d(r0)	36	D		0	0	19	0	
				3	STW Ra, d(r0)			1		0		0	н
				3	STW Ra, d(r0)	31	D	1	0			0	Н
tALS a.m.		a	m	3 2	STW Ra, d(r0)  MFCD R31  STW R31, d(r0)	31	D	1	0	0		0	Н
LALS a, m	C4 C6	a	m	3 2	STW Ra, d(r0)	31	D 3	1 3	0	0 3		0	Н
LALS a, m	C4			3 3 1	STW Ra, d(r0)   MFCD R31   STW R31, d(r0)   LWA Ra,d(r0)	31 36	D 3	1 3	0	0 3	1		Н
	C4			3 3 1	STW Ra, d(r0)   MFCD R31   STW R31, d(r0)   LWA Ra,d(r0)   ANDC R31,R31,R31	31 36 42 31	D 3	1 3	0 1 1	0 3 d 31	1		Н
	C4			3 3 2 1 1 1 6	STW Ra, d(r0)	31 36 42 31 24 31 36	D 3 A A A	1 3	0 0 1 1 0 0	0 3 d 31 31 d	60 m		H L,D
	C4			3 3 2 1 1 1 6 6	ISTW Ra, d(r0) MFCD R31 STW R31, d(r0) LWA Ra,d(r0) ANDC R31,R31,R31 ORI R31, R31, m SLW, Ra, Ra, R31 ISTW Ra, d(r0) MFCD R31	31 36 42 31 24 31 36 31	D 3 A A A D	1 3 1 3 A	0 1 1 0 0	0 3 d 31 31 d	60 m 24		H L,D
	C4			3 3 2 1 1 1 6 6	STW Ra, d(r0)	31 36 42 31 24 31 36	D 3 A A A	1 3 1 3 A	0 0 1 1 0 0	0 3 d 31 31 d	60 m 24		H L,D
	C4 C6	a		2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	STW Ra, d(r0)  MFCD R31  STW R31, d(r0)  LWA Ra,d(r0)  ANDC R31, R31, R31  ORI R31, R31, m  SLW, Ra, Ra, R31  STW Ra, d(r0)  MFCD R31  STW Ra, d(r0)	31 36 42 31 24 31 36 31	D 3 A A A D	1 3 1 3 A	0 1 1 0 0	0 3 d 31 d d 0 3 d d 3 d 3 d 3 d 3 d 3 d 3 d 3 d	60 m 24		H L,D
	C4	a		3 2 2 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	ISTW Ra, d(r0) MFCD R31 STW R31, d(r0) LWA Ra,d(r0) ANDC R31,R31,R31 ORI R31, R31, m SLW, Ra, Ra, R31 STW Ra, d(r0) MFCD R31 STW R31, d(r0) LHA Ra,d(r0)	31 36 42 31 24 31 36 31 36	D 3 3 A A D D 3	1 3 1 3 A	0 1 1 0 0	0 3 d 31 d 0 3 d 3 d d d	60 m 24		H L,D
LALD a, m	C4 C6	a	m	3 2 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	STW Ra, d(r0) MFCD R31 STW R31, d(r0) LWA Ra,d(r0) ANDC R31,R31,R31 ORI R31, R31, m SLW, Ra, Ra, R31 STW Ra, d(r0) MFCD R31 STW R31, d(r0) LHA Ra,d(r0) FLWINM R31, Ra,SH=16,MB=0,ME=15	31 36 42 31 24 31 36 31 36 32 21	D 3 A A A A A A A A A A A A A A A A A A	1 3 1 3 A	0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 3 d 31 d 0 3 d d 16	60 m 24 19 1	0 1 0	H L,D
LALD a, m	C4 C6	a	m	3 2 2 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3	STW Ra, d(r0) MFCD R31 STW R31, d(r0) LWA Ra,d(r0) ANDC R31, R31, R31 ORI R31, R31, m SLW, Ra, Ra, R31 STW Ra, d(r0) MFCD R31 STW Ra, d(r0) LHA Ra,d(r0) LHA Ra,d(r0)	31 36 42 31 24 31 36 31 36 31 32 21	D 3 3 A A A D 3 A A A A A A A A A A A A	1 3 1 3 A A A A A A A A A A A A A A A A	0 1 1 0 0 0 0 0	0 3 d 31 d 0 d 0 d d 16 31	60 m 24 19 1	0 1 0 0 0	H L,D
LALD a, m	C4 C6	a	m	3	ISTW Ra, d(r0) MFCD R31 STW R31, d(r0) LWA Ra,d(r0) ANDC R31,R31,R31 ORI R31, R31, m SLW, Ra, Ra, R31 ISTW Ra, d(r0) MFCD R31 STW R31, d(r0) LHA Ra,d(r0)	31 36 42 31 24 31 36 31 36 21 31	D 3 A A A D 3 A A A A A A A A A A A A A	1 3 1 A 1 A A 1 A A 1	0 0 1 1 0 0 0	0 3 d 31 d 0 3 d d 16	60 m 24 19 1 19 1 444 60	0 1 0	H L,D
LALD a, m	C4 C6	a	m	3 2 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	ISTW Ra, d(r0) MFCD R31 STW R31, d(r0) LWA Ra,d(r0) ANDC R31,R31,R31 ORI R31, R31, m SLW, Ra, Ra, R31 STW Ra, d(r0) MFCD R31 STW R31, d(r0) LHA Ra,d(r0) RLWINM R31, Ra,SH=16,MB=0,ME=15 OR Ra, R31 ANDC R30,R30,R30 ORI R30, R30, m	31 36 42 31 24 31 36 31 36 32 21 31 31 31	D 3 A A A A A A A A A A A A A A A A A A	1 3 1 A 1 A 1 3 1 3 1 3 1 3 1 3 1 3 1 3	0 0 1 1 0 0 0	31 31 31 31 31 31	1 60 m 24 19 1	0 1 0 0 0	L,D
LALD a, m	C4 C6	a	m		STW Ra, d(r0) MFCD R31 STW R31, d(r0) LWA Ra,d(r0) ANDC R31, R31,R31 ORI R31, R31, m SLW, Ra, Ra, R31 STW Ra, d(r0) MFCD R31 STW Ra, d(r0) MFCD R31 STW R31, d(r0) LHA Ra,d(r0) LHA Ra,d(r0) RLWINM R31, Ra,SH=16,MB=0,ME=15 OR Ra, R31 ANDC R30,R30,R30 ORI R30, R30, R30 RLWNM Ra, Ra,SH=0,MB=16,ME=31	31 36 42 31 32 31 36 31 36 31 36 21 31 32 21 31 24 21 24	A A B A A B A A A A A A A A A A A A A A	1 3 1 A 1 A 1 3 1 3 1 3 1 3 1 3 1 3 1 3	0 0 1 1 1 1 0 0 0 0 0 1 1 1 1 1 1 1 1 1	0 3 d 31 d 0 3 d d 16 31 31 31 31 31 31 31 31 31 30 H10	60 m 24 19 1 19 1 444 60	0 1 0 0 0	L,D
LALD a, m	C4 C6	a	m		ISTW Ra, d(r0) MFCD R31 STW R31, d(r0) LWA Ra,d(r0) ANDC R31,R31,R31 ORI R31, R31, m SLW, Ra, Ra, R31 STW Ra, d(r0) MFCD R31 STW R31, d(r0) LHA Ra,d(r0)	31 36 42 31 24 31 36 36 31 36 21 31 31 24 21	A 3 A A 3 A A A A A A A A A A A A A A A	1 3 1 A 1 A 1 3 1 3 1 3 1 3 1 3 1 3 1 3	0 0 0 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0	0 3 31 31 31 31 31 4 16 31 31 31 31	0 15 444 60 H1F	0 1 0 0 0	H L,D H
LALD a, m	C4 C6	a	m	4 5 5 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	ISTW Ra, d(r0) MFCD R31 MFCD R31, d(r0) LWA Ra,d(r0) ANDC R31, R31, m SLW, Ra, Ra, R31 STW R31, d(r0) MFCD R31 STW R31, d(r0) LHA Ra,d(r0) LHA Ra,d(r0) LHA Ra,d(r0) RLWINM R31, Ra,SH=16,MB=0,ME=15 OR Ra, Ra, R31 ANDC R30,R30,R30 ORI R30, R30, m RLWINM Ra, Ra,SH=0,MB=16,ME=31 ISTW Ra, d(r0) MFCD R31	31 36 42 31 24 31 36 31 36 32 21 31 31 31 31 31 31 31 31 31 31 31 31 31	D 3 A A D 3 A A B 3 A A B B 3 A A B B B B B B B B	1 3 1 3 A 1 1 A A 1 5 A 1 5 A 1 1 1 5 A 1 1 1 5 A 1 1 1 1	0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0 3 4 3 1 3 1 3 1 3 1 3 1 3 1 3 1 3 1 3 1	1 60 m 24 19 1	0 1 0 0 0	L'D
LALD a, m	C4 C6	a	m	4 5 5 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	ISTW Ra, d(r0) MFCD R31 STW R31, d(r0) LWA Ra,d(r0) ANDC R31,R31,R31 ORI R31, R31, m SLW, Ra, Ra, R31 STW Ra, d(r0) MFCD R31 STW R31, d(r0) LHA Ra,d(r0)	31 36 42 31 24 31 36 36 31 36 21 31 31 24 21	D 3 A A D 3 A A B 3 A A B B 3 A A B B B B B B B B	1 3 1 A 1 A 1 3 1 3 1 3 1 3 1 3 1 3 1 3	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 3 4 3 1 3 1 3 1 3 1 3 1 3 1 3 1 3 1 3 1	0 15 444 60 H1F	0 1 0 0 0	L H
LCLS a, m	C4 C6 C5	a	m		STW Ra, d(r0)	31 36 42 31 24 31 36 31 36 32 21 31 31 24 21 36 31 36 31 36 31 36 36 37 37 38 38 38 38 38 38 38 38 38 38 38 38 38	A 3 A A 3 A A 1 3 A A 1 A 1 A 1 A 1 A 1	1 3 1 3 A 1 1 A A 1 5 A 1 5 A 1 1 1 5 A 1 1 1 5 A 1 1 1 1	0 0 0 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0	0 3 d 31 31 31 31 31 31 31 31 31 31 31 31 31	1 60 m 24 19 1	0 1 0 0 0	H L,D
LALD a, m	C4 C6	a	m		ISTW Ra, d(r0) MFCD R31 STW R31, d(r0) LWA Ra,d(r0) ANDC R31, R31, R3 DRI R31, R31, R3 SLW, Ra, Ra, R31 STW R31, d(r0) MFCD R31 STW R31, d(r0) LHA Ra,d(r0) - RLWINM R31, Ra,SH=16,MB=0,ME=15 OR Ra, Ra, R31 ANDC R30,R30,R30 ORI R30, R30, R3 ORI R30, R30, M RLWNM Ra, Ra,SH=0,MB=16,ME=31 ISTW Ra, d(r0) MFCD R31 STW R31, d(r0) MFCD R31 STW R31, d(r0)	31 36 42 31 36 31 36 31 36 32 21 31 31 24 21 31 31 31 31 31 31 31 31 31 32 31 31 32 31 31 32 31 31 31 31 31 31 31 31 31 31 31 31 31	A 3 A A A A B A A B A A B A B A B A B A	1 3 1 3 A 1 1 A 1 5 A 1 5 A 1 1 5 A 1 1 5 A 1 1 5 A 1 1 5 A 1 1 5 A 1 1 5 A 1 1 5 A 1 1 1 1	0 0 0 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0	0 3 d 31 31 31 31 31 31 31 31 31 31 31 31 31	1 60 m 24 19 1	0 1 0 0 0	H L D
LCLS a, m	C4 C6 C5	a	m		STW Ra, d(r0)	31 36 42 31 24 31 36 31 36 31 31 31 31 31 31 31 31 31 31	A A A A A A A A A A A A A A A A A A A	1	0 0 0 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 31 31 31 31 31 31 31 31 31 31 31 31 31	1 60 m 24 1 1 1 0 15 60 m 60 m 19 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0 1 0 0 0	H L,D
LCLS a, m	C4 C6 C5	a	m		STW Ra, d(r0)	31 36 42 31 31 36 31 36 32 21 31 31 31 31 31 31 31 31 31 31 31 31 31	A A A A A A A A A A A A A A A A A A A	1 A A 1 S A	0 0 0 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0	0 3 d 31 3 3 d 4 31 31 31 31 31 31 31 31 31 31 31 31 31	1 60 m 24 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0 1 0 0 0	L,D
LCLS a, m	C4 C6 C5	a	m		STW Ra, d(r0)	31 36 42 31 36 31 36 31 36 31 31 31 31 31 31 34 31 31 31 31 31 31 31 31 31 31	D   3   3   3   4   5   5   5   5   5   5   5   5   5	1	0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0 3 d 31 31 31 31 31 31 31 31 31 31 31 31 31	1 60 m 24 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0 1 0 0 0	H L,D
LCLS a, m	C4 C6 C5	a	m		STW Ra, d(r0)	31 36 42 31 36 31 36 31 36 31 31 31 31 31 31 31 31 31 31	D   3   3   3   3   3   3   3   3   3	1 A A 1 S A	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 3 d 31 31 31 31 31 31 31 31 31 d	1 60 m 24 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0 1 0 0 0	H L L H
LCLS a, m	C4 C6 C5	a	m		ISTW Ra, d(r0)  MFCD R31  STW R31, d(r0)  LWA Ra,d(r0)  ANDC R31, R31,R31  ORI R31, R31, m  SLW. Ra, Ra, R31  STW Ra, d(r0)  MFCD R31  STW R31, d(r0)  LHA Ra,d(r0)  LHA Ra,d(r0)  RLWINM R31, Ra,SH=16,MB=0,ME=15  ORI Ra, R31  ANDC R30,R30,R30  ORI R30, R30, m  RLWINM R3, Ra,SH=0,MB=16,ME=31  ISTW Ra, d(r0)  LWA Ra,d(r0)  LWA R31, d(r0)  LWA R4,d(r0)  IAWOC R30,R30,R30  ORI R30,R30,R30  ORI R30,R30,R30  ORI R30,R30,R30,R30  ORI R30,R30,R30  ORI R30,R30,R30  ORI R30,R30,R30  STW Ra, d(r0)  STW Ra, d(r0)  STW Ra, d(r0)  STW Ra, d(r0)  STW R4, d(r0)  STW R5, R31,R31,R6,32  STW R4, d(r0)  STW R4, d(r0)  STW R5, R31,R31,R32  STW R5, R31,R31,R32  STW R6, R31  STW R6, R31  STW R7, R31,R31,R32  STW R8, d(r0)	31 36 42 31 36 31 36 31 36 32 21 31 31 31 31 31 31 31 31 31 3	D   3   3   A   A   5   5   5   5   5   5   5   5	A+1  11	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 3 d 31 31 d 0 16; 31 d 0 31 31 31 31 31 31 31 31 31 31 31 31 31	1 60 m 24 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0 1 0 0 0	
LCLS a, m	C4 C6 C5	a	m		STW Ra, d(r0)	31 36 42 31 36 31 36 31 36 31 31 31 31 31 31 31 31 31 31	D   3   3   A   A   5   5   5   5   5   5   5   5	1 A A 1 S A	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 3 d 31 31 31 31 31 31 31 31 31 d	1 60 m 24 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0 1 0 0 0	H L.D. H
LCLS a, m	C4 C6 C5	a	m		STW Ra, d(r0)	31 36 42 31 36 31 36 31 36 32 21 31 31 32 21 31 31 32 31 31 32 31 31 32 31 31 32 31 31 31 32 31 32 33 34 35 36 37 37 38 38 39 30 30 30 30 30 30 30 30 30 30	D   3   3   A   A   3   3   A   A   1   1   A   1   3   3   3   A   A   A   A   A   A   A	A+1  11	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 3 d 31 31 31 31 31 31 31 31 31 31 31 31 31	1 60 m 24 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0 1 0 0 0	н ,D н 
LCLS a, m	C4 C6 C5	a	m		ISTW Ra, d(r0)  MFCD R31  STW R31, d(r0)  LWA Ra,d(r0)  ANDC R31,R31,R31  ORI R31, R31, m  SLW. Ra, Ra, R31  STW Ra, d(r0)  MFCD R31  STW R31, d(r0)  LHA Ra,d(r0)  LHA Ra,d(r0)  RLWINM R31, Ra,SH=16,MB=0,ME=15  ORI Ra, R, R31  ANDC R30,R30,R30,R30  ORI R30,R30,R30,R30  ORI R30,R30,R30,R30  STW R31, d(r0)  LWA Ra,d(r0)  LWA Ra,d(r0)  LWA Ra,d(r0)  STW R31, d(r0)  STW Ra, d(r0)  STW Ra, d(r0)  BRUNM, Ra, Ra, R31,16,32  STW Ra, d(r0)  MFCD R31  STW Ra, d(r0)  MFCD R31  STW R31, d(r0)  MFCD R31  STW R31, d(r0)	31 36 42 31 36 31 36 32 21 31 31 32 24 21 31 36 32 21 31 36 31 36 31 36 31 36 31 36 31 36 31 36 37 37 38 38 38 38 38 38 38 38 38 38	D   3   A   A   A   A   A   A   A   A   A	A+1  11	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 3 d 31	1 60 m 24 19 1	0 1 0 0 0	н С.О Н
LCLS a, m	C4 C6 C5	a	m		STW Ra, d(r0)	31 36 42 31 36 31 36 31 36 32 21 31 31 36 31 31 36 31 31 36 31 31 31 31 31 31 31 31 31 31	D   3   3   A   A   3   3   A   A   D   A   A   A   A   A   A   A	11 3 4 A A 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0 0 0 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 3 d 31 31 d 31 31 31 31 d 31 d 31 31 d	1 60 m 24 1 1 9 1 1 60 m H1F 1 9 1 1 60 1 1 9 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0 1 0 0 0 0 0 0	H L L H
LCLS a, m	C4 C6 C5	a	m		ISTW Ra, d(r0)  MFCD R31  STW R31, d(r0)  LWA Ra,d(r0)  ANDC R31,R31,R31  ORI R31, R31, m  SLW. Ra, Ra, R31  STW Ra, d(r0)  MFCD R31  STW R31, d(r0)  LHA Ra,d(r0)  LHA Ra,d(r0)  RLWINM R31, Ra,SH=16,MB=0,ME=15  ORI Ra, R, R31  ANDC R30,R30,R30,R30  ORI R30,R30,R30,R30  ORI R30,R30,R30,R30  STW R31, d(r0)  LWA Ra,d(r0)  LWA Ra,d(r0)  LWA Ra,d(r0)  STW R31, d(r0)  STW Ra, d(r0)  STW Ra, d(r0)  BRUNM, Ra, Ra, R31,16,32  STW Ra, d(r0)  MFCD R31  STW Ra, d(r0)  MFCD R31  STW R31, d(r0)  MFCD R31  STW R31, d(r0)	31 36 42 31 36 31 36 31 36 32 21 31 31 31 34 24 21 36 31 31 32 31 31 31 31 31 31 31 31 31 31	D   3   3   A   A   3   3   A   A   D   A   A   A   A   A   A   A	A+1  11	0 0 0 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 3 d 31 d d 31 d d d 31 d d d d d d d d	1 60 m 24 1 1 9 1 1 60 m H1F 1 9 1 1 60 1 1 9 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0 1 0 0 0 0 0 0	H L.D.

						4 (CTM) FROM 4(-0)	i 36	31	01	31	; ;	· ·	н
	1		-+			1 STW R31, d(r0)	36	31		- 1			
	LSUD a.m		C9	a	m	6 LWA Ra,d(r0)	42		0	d			
		-				5 SUBFIC Ra, Ra,SIMM≕m		A	A			1	
				-		4 NEGO, Ra, Ra 3 STW Ra, d(r0)	36		2 0	d	104		D
						2 MFCD R31	31	D	0	0	19	0	
						1 STW R31, d(r0)	36	31	0	31	$\perp \perp \perp$		н
	1	- 1				8 LwA Ra,d(r0)	4	A	0	d d			
	LA a, m	-	CA CB	a a	m	7 ANDC R30,R30,R30	31	31		31	60	ol	
	LAO B, III					6 ADDIC R30, R30, Y	12	30			SIMM=m		
						5 RLWINM R30, R30,SH=16,MB=0,ME=15	21	30		16 0		0	
		$\sqcup$				4 ADDO, Ra, Ra, R30 3 STW Ra, d(r0)	31		Α 0	30 1	266	1	H,D
_	<del> </del>					2 MFCD R31	31		0	0	19	0	
	1					1 STW R31, d(r0)	36	31	0	31			Н
					1		42	A	0	d+1	<del>├</del>		
	LC a, m		_ co	a	m	4 LHA Ra,d(r0) 3 : CMPI CRFD,0,Ra,SIMM⇒m		CRO 0		u+1	simm=		
	1		-		<del>                                     </del>	2 MFCD R31	31	D	0		19	0	
						1 STW Rs, d(r0)	36	31	0	31	<del>!+</del>		н
	11111	<u> </u>	~			81LwA Ra+1,d(r0)	4	A	0	d	<del> </del>		
	LMUL a, m		Œ	a	m	7 ANDC R30,R30,R30	31	31		31	60	0	
		-				6 ADDIC R30, R30, Y	12	30	30	!	SIMM=m		
					<u> </u>	5 RLWINM R30, R30,SH=16,MB=0,ME=15	21	30			15	1	
l		<u> </u>			1	4 MULHW. Ra, Ra, R30 3 STW Ra, d(r0)	31	A	A 0		75		D
-	+	i				2 MFCD R31	31	D	0		19	0	
						1 STW R31, d(r0)	36	31	0	3	1		н
	1.20	$\vdash$				: 011 wA Flor 1 d/r0\	4	A	0	d	+		
<u> — </u>	LDIV a, m	-	OF .	a	m	8   LwA   Ra+1,d(r0) 7   ANDC   R30,R30,R30	: 31	31			60	0	
						6 ADDIC R30, R30, Y	12	30	30		SIMM=m		
						5 RLWINM R30, R30,SH=16,MB=0,ME=15	21	30	30		331	0 1	
<u> </u>		<del> </del>		ļ		5 DIVO. Ra+1,R30,Rm 4 RLWINM R30, Ra+1,SH=0,MB=16,ME=31	21	A+1	31			0	
	+			i		3 ! MULLU, Ra,R30,Rm	31	A	30		235	0	
					1	2 STW Ra, d(r0)	36	Α	0			1	Н
		-		ļ	1	1 STW Ra, d(r0)	36	Α	0	d			Н
	<del> </del>	1 3	<del> </del>	<u></u>	-		+	<del> </del>	†		1		
-	+	+	<u> </u>	<del> </del>				1	1				
										ļ	1		
	I	<u> </u>		ļ		1 LHA Rm,d(r0)		-	<del> </del>	1			
⊢	<del></del>	<del> </del>	-		1	2 LHA R29,d+1(r0); Y=d+1 3 RLWINM R31, Rm,SH=0,MB=28,ME=31	_		<del> </del>	1	1		
H		+	1			4 BC (true goto 53)							
		I = I	<u> </u>			5 COMP1 crfD,0,R31, simm=8	<u> </u>	<del> </del>	-				
L		+		ļ	1	6 BC (true goto 20) 7 COMPL crtD,0,R31, simm=A		1	<del> </del>	<del>                                     </del>			
1	+	+	<del>                                     </del>	<b></b>	+	8 BC (true goto 18)						1	
						9 COMPL crfD,0,R31, simm=C		1	-				
$\vdash$		<u>↓</u>	ļ		.	101BC (true goto 16) 111COMPI crfD,0,R31, simm=E		-	-	· · · · · · · ·			
		<del></del>	<del>:</del>			12:BC (true goto 14)		<del> </del>		:		·i	
		-	İ			13'B goto 50							
		1	!		!	1.4 RLWINM R30, Rs2,SH=0,MB=22,ME=24		+	+	<del> </del>			
-		+		·		15 B goto 21 16 RLWINM R30, Rs2,SH=0,MB=20,ME=22		<del></del>	<del></del>	<u> </u>		:	
-			<del> </del>		·	17 B goto 21							
			1	ļ	-	18: RLWINM R30, Rs2,SH=0,MB=18,ME=20		<u> </u>				<u>i</u>	
-		-	<del> </del>	<del> </del>		19 B goto 21 20 RLWINM R30, Rs2,SH=0,MB=162,ME=18	<del></del>		<del> </del>	<del> </del>		<u>-</u>	
		1	<del> </del>	<del> </del>	+	21: COMP1 crfD,0,R30, simm=0 n[16]		<u> </u>	1				
					1	22 BC end			1	<u> </u>			
L			<u> </u>	<del> </del>	1	231COMPI crtD,0,R30, simm=10 n[16,17]		<del>-</del>		1			
-			ļ			24 BC (true goto 27) 25 COMPI crf0,0,R30, simm=11 n[16,17]				i			
-		1		·	1	26 ADDO R29, R29, Rm							
				-1		27 LHA R28,d(r29); d=0		ļ	+				
		-	Ļ	<del>-  </del> -	Ļ	28 LHA R26,d(r29); d=1				ļ			
-				<del>- </del> -		29 RLWINM R27, R28,SH=0,MB=18,ME=19 30 COMPI crlD,0,R27, simm=0000		+			- <del></del> -	<del>-</del>	
-	-	<u> </u>	<u> </u>	i	1	31 BC (true goto 42)		Ţ		I			
				ļ		32 COMPI crfD,0,R27, simm=1000	i			<del>-</del>			
ļ			i	<del></del>		33 BC (true goto 41) 34 COMPL crfD,0,R27, simm=2000		-	- <del> </del>				
		<del></del> -	<del></del>	<del></del>	+	35 BC (true goto 39)	<del>i</del>	· <del>!</del>					
1-	- 1				.I	36 COMPL crfD,0,R27, simm=3000							
		Ţ.,	1		!	37 ADDO R26, R26, Rm+1			<u> </u>	<u></u>			
			÷			38 B goto 42 39 ADDO R26, R26, Rm							-
					· i · · · ·	40:B goto 42				······································			
		1.				41 ADDO R26, R26, Rx							
-						42 RLWINM R27, R28,SH=0,MB=17,ME=17							
-	- <del> </del>												
-		÷-		-•	1	43 COMPI crfD,0,R27, simm=4000							
		- <del></del>	<u>:</u>			43 COMPI crfD,0,R27, simm=4000 44 BC (false goto 48)				· · · · · · · · · · · · · · · · · · ·			
			<u> </u>			43 COMPI crfD,0,R27, simm=4000							

 	48 LHA Ra, d(r26); d=0	1 1	: 1		
 <del>                                     </del>					
	49:B goto END				
	50 ADDIC R26, Rm, Y		<del></del>	<del></del>	
	51 LHA Ra. d(r26); d=0				<del></del>
 	52 B goto END				
1 :	53 LHA Ra, d(r0); d=Y				<del></del>
<del>                                     </del>	END			<del></del>	
	1 LHA Rm,d(r0)	<del></del>			
<u> </u>	2 RLWINM R31, Rm,SH=0,MB=1,ME=6				
	3 RLWINM R31, R31,SH=7,MB=25,ME=31				
	4 SUBFIC R31, R31, SIMM=64				
	5 NEG R31, R31				
	6 RLWINM R31, R31,SH=3,MB=22,ME=28				
	7 ADDI R31, R31, SIMM=1028				
	8 RLWINM R30, Rm,SH=0,MB=0,ME=0				
	9 RLWINM R29, Rm,SH=12,MB=0,ME=31				
	10 CNTLZW R28, R29		i		
	11 SUBF R31, R28, R31				
	12 RLWNM R29, R29, R28, MB=0, ME=31				
	13 RLWINM R27, R29,SH=20,MB=0,ME=11	<u> </u>			
	1.4 RLWINM R29, R29,SH=20,MB=12,ME=31				
	15 OR R31, R30, R31				
	16 OR R31, R31, R29				
	17 STW R31, d(r0)	i			
	18 STW R27, d+1(r0)				
	19 LFD frD, d(r0)		i l	i i	1

## REPORT DOCUMENTATION PAGE

Form Approved
- OMB No. 0704-0188

producting and manufacting they desig reported, and enderstoon oil information, including companions, and other than 1204 Adhantes, VA 22362	TIET' and at god Gostel by prevalencing for uniquest days product to comprehens densitying any uniques to design	Standquarters Services, Chrociers and Budget, Paperwerk Anderth	to for information Operations and Reports, 1215 J 1846/05 \$194-6105, Westington, OC 20162.
L AGENCY USE ONLY (Leave blan	U 2. REPORT DATE		AND DATES COVERED
	10 Jun 96	Final 30	Nov 95 - 11 Jun 96
TITLE AND SUBTITLE		_	
32-Bit Emulator Chip f	or High Throughput	Processing	PR-N00019-96-P6-RE002
. AUTHOR(S)			
Phan, George Q.			
			E. PERFORMING ORGANIZATION
PERFORMING ORGANIZATION NA Systems & Processes En	me(s) and adoress(es)	on (SPEC)	REPORT NUMBER
401 Camp Craft Road	gineering corporati	011 (31 20)	A002
Austin, Texas 78746-65	58		,
SPONSORING/MONITORING AGE	ICY NAME(S) AND ADDRESS	ಟ)	10. SPONSORING/MONITORING AGENCY REPORT NUMBER
Naval Air Systems Comm			AGENCT REPORT NUMBER
AIR-2.5.2	ighway		
1421 Jefferson Davis H Arlington, VA 22243-5	120		
SUPPLEMENTARY NOTES	SEAD 252 227 7019 cl	aimed until June	2001
SBIR Data Rights IAW [	IFAR 252.227-7016 CI	aimed until ound	2 2001
•			126, DISTRIBUTION CODE
Distribution Statement	<b>(ATEMENT</b> · A is Superceded by	Rlock 11 until	126. DOTRIEUTION CODE
June 2001	, A 15 Superceded by	brock in anoth	
ound 2007			
		•	
. ABSTRACT (Maximum 200 words)			
	ring Corporation (SPEC) l	nas developed a high	throughput emulator chip which rcially available PowerPC
provides direct execution of e	cisting AN/AIR-14 standar	and PowerPC code to	he executed simultaneously,
microprocessor. The SPEC en	path to a full PowerPC co	de implementation.	The SPEC emulator chip has better SPEC emulator chip has lower
performance than a tradition	al software emulation or R	OM based design. The	the SPEC emulator chip has lower proach. In summary, the SPEC
fabrication and maintenance emulator chip has the following	cost than using a multiple	paramer processor up	•
• Full AN/AYK-14 er			
<ul> <li>Simultaneously int</li> </ul>	egrates legacy and new na	tive PowerPC code	
<ul> <li>Requires no softwa</li> </ul>	re modifications of the AN/AYK-14 process		
<ul> <li>Ease in performance</li> </ul>	e validation		
• Low cost and main			1
SPEC can develop drop in re implementation. Emulator A	placement circuit cards to	meet specific user app sented in CMOS or Go	olications based on its ASIC design AAs providing up to 500 MHz
implementation. Emulator A operation.	SIUs can either de implem	lented in Onios of G	r
-			15. NUMBER OF PAGES
SUBJECT TERMS	DayonDC DOM		92
Emulator, AN/AYK-14,	rowerro, kum		16. PRICE COOF
• -		Isa comment of	EKATION 20. LIMITATION OF ABST
SECURITY CLASSIFICATION 18. OF REPORT	SECURITY CLASSIFICATION OF THIS PAGE	19. SECURITY CLASS	ENAIROR 40 COMMISSION OF SECTION
	Unclassified	Unclassifie	d <b>U</b> L